

Glucose Meter LCD Flash MCU

BH67F2475

Revision: V1.50 Date: November 21, 2024

www.holtek.com



Table of Contents

Features	7
CPU Features	
Peripheral Features	7
General Description	8
Block Diagram	9
Pin Assignment	10
Pin Description	13
Absolute Maximum Ratings	18
D.C. Characteristics	18
Operating Voltage Characteristics	18
Operating Current Characteristics	19
Standby Current Characteristics	19
A.C. Characteristics	20
Internal High Speed Oscillator – HIRC – Frequency Accuracy	
Internal Low Speed Oscillator Characteristics – LIRC	
External Low Speed Crystal Oscillator Characteristics – LXT	
Operating Frequency Characteristic Curves	
System Start Up Time Characteristics	
Input/Output Characteristics	
Input/Output (without Multi-power) D.C. Characteristics	
Input/Output (with Multi-power) D.C. Characteristics	
Memory Electrical Characteristics	
LVR Electrical Characteristics	
Analog Front End Circuit Characteristics	
Operational Amplifier Electrical Characteristics	
Internal Reference Voltage Characteristics	
Analog Switch Electrical Characteristics	
A/D Converter Electrical Characteristics	
LCD Driver Electrical Characteristics	
	_
USB Electrical Characteristics	
I ² C Electrical Characteristics	
Power-on Reset Characteristics	
System Architecture	
Clocking and Pipelining	
Program Counter	
Arithmetic and Logic Unit – ALU	
-	



Flash Program Memory	34
Structure	
Special Vectors	34
Look-up Table	34
Table Program Example	35
In Circuit Programming – ICP	36
On-Chip Debug Support – OCDS	36
In Application Programming – IAP	37
In System Programming – ISP	52
Data Memory	53
Structure	
Data Memory Addressing	54
General Purpose Data Memory	54
Special Purpose Data Memory	54
Special Function Register Description	56
Indirect Addressing Registers – IAR0, IAR1, IAR2	
Memory Pointers – MP0, MP1L/MP1H, MP2L/MP2H	56
Program Memory Bank Pointer – PBP	57
Accumulator – ACC	58
Program Counter Low Register – PCL	58
Look-up Table Registers – TBLP, TBHP, TBLH	58
Option Memory Mapping Register – ORMC	58
Status Register – STATUS	59
EEPROM Data Memory	61
EEPROM Data Memory Structure	
EEPROM Registers	61
Read Operation from the EEPROM	63
Page Erase Operation to the EEPROM	64
Write Operation to the EEPROM	64
Write Protection	66
EEPROM Interrupt	66
Programming Considerations	66
Oscillators	70
Oscillator Overview	70
System Clock Configurations	70
Internal PLL Frequency Generator	71
External Crystal/Ceramic Oscillator – HXT	72
Internal High Speed RC Oscillator – HIRC	73
External 32.768kHz Crystal Oscillator – LXT	73
Internal 32kHz Oscillator – LIRC	74
Operating Modes and System Clocks	75
System Clocks	
System Operation Modes	76

3



Control Registers	77
Operating Mode Switching	81
Standby Current Considerations	84
Wake-up	84
Watchdog Timer	85
Watchdog Timer Clock Source	
Watchdog Timer Control Register	85
Watchdog Timer Operation	86
Reset and Initialisation	87
Reset Functions	
Reset Initial Conditions	91
Input/Output Ports	96
Pull-high Resistors	
Port A Wake-up	97
I/O Port Control Register	97
I/O Port Power Source Control	98
Pin-shared Functions	99
I/O Pin Structures	107
READ PORT Function	108
Programming Considerations	109
Timer Modules – TM	110
Introduction	110
TM Operation	
TM Clock Source	111
TM Interrupts	
TM External Pins	
Programming Considerations	112
Standard Type TM – STM	
Standard Type TM Operation	
Standard Type TM Register Description	
Standard Type TM Operation Modes	
Periodic Type TM - PTM	
Periodic Type TM Operation	
Periodic Type TM Register Description	
Periodic Type TM Operation Modes	
Audio Type TM – ATM	
Audio Type TM Operation	
Audio Type TM Register Description	
Audio Type TM Operation Modes	
Audio PWM Output Usage Description	
Internal Reference Voltage Generator	
Internal Reference Voltage Register Description	162



Digital to Analog Converter - DAC	163
D/A Converter Register Description	163
Operational Amplifiers	165
OPA Register Description	
Input Offset Calibration	168
Analog to Digital Converter – ADC	168
A/D Converter Overview	
A/D Converter Register Description	169
A/D Converter Operation	173
A/D Converter Reference Voltage	174
A/D Converter Input Signals	175
Conversion Rate and Timing Diagram	176
Summary of A/D Conversion Steps	176
Programming Considerations	177
A/D Conversion Function	177
A/D Conversion Programming Examples	178
Universal Serial Interface Modules – USIM	180
SPI Interface	
I ² C Interface	188
UART Interface	198
Serial Peripheral Interface – SPI	214
SPI Interface Operation	
SPI Registers	
SPI Communication	
SPI Bus Enable/Disable	220
SPI Operation Steps	220
Error Detection	221
USB Interface	222
USB Interface Operation	
USB Interface Registers	
USB Suspend Mode and Wake-Up	
USB Interrupts	
LCD Driver	
LCD Display Data Memory	
LCD Clock Source	
LCD Register Description	
LCD Voltage Source and Biasing	
LCD Reset Status	
LCD Driver Output	
Programming Considerations	
16-bit Multiplication Division Unit – MDU	
MDU Registers	
MDU Operation	
C	∠¬∨

5



Cyclic Redundancy Check – CRC	248
CRC Registers	248
CRC Operation	249
Interrupts	251
Interrupt Registers	252
Interrupt Operation	258
External Interrupts	258
A/D Converter Interrupt	259
Multi-function Interrupts	259
Time Base Interrupts	259
USB Interrupt	261
USB Start of Frame Interrupt	261
Universal Serial Interface Module Interrupts	261
SPI Interface Interrupt	262
EEPROM Interrupt	262
TM Interrupts	262
Interrupt Wake-up Function	262
Programming Considerations	263
Application Circuits	264
Instruction Set	265
Introduction	
Instruction Timing	265
Moving and Transferring Data	265
Arithmetic Operations	265
Logical and Rotate Operation	266
Branches and Control Transfer	266
Bit Operations	266
Table Read Operations	266
Other Operations	266
Instruction Set Summary	267
Table Conventions	
Extended Instruction Set	269
Instruction Definition	271
Extended Instruction Definition	
Package Information	
SAW Type 32-pin QFN (4mm×4mm×0.75mm) Outline Dimer	
64-pin LQFP (7mm×7mm) Outline Dimensions	
80-pin LQFP (10mm×10mm) Outline Dimensions	
, ,	



Features

CPU Features

- · Operating voltage
 - V_{DD} (MCU):
 - $-f_{SYS}$ =6MHz: 2.2V \sim 5.5V - f_{SYS} =12MHz: 2.7V \sim 5.5V
 - $-f_{SYS}=16MHz: 3.3V\sim5.5V$
 - V_{DD} (USB mode):
 - $-f_{SYS}$ =6MHz/12MHz/16MHz: 3.6V \sim 5.5V
- Up to $0.25\mu s$ instruction cycle with 16MHz system clock at V_{DD} =5V
- · Power down and wake-up functions to reduce power consumption
- · Oscillator types
 - External High Speed Crystal HXT
 - Internal High Speed 12MHz RC HIRC
 - External Low Speed 32.768kHz Crystal LXT
 - Internal Low Speed 32kHz RC LIRC
- · Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- · Fully integrated internal oscillators require no external components
- All instructions executed in 1~3 instruction cycles
- Table read instructions
- 109 powerful instructions
- 16-level subroutine nesting
- Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 32K×16
- Data Memory: 2048×8
- LCD Data Memory: 36×8
- True EEPROM Memory: 2048×8
- In Application Programming function IAP
- In System Programing function ISP
- Internal On-Chip Debug Support function OCDS
- · Watchdog Timer function
- 56 bidirectional I/O lines
- Four external interrupt lines shared with I/O pins
- Multiple Timer Modules for time measure, input capture, compare match output, PWM output function or single pulse output function
 - One 16-bit Standard Type TM STM
 - Two 10-bit Periodic Type TMs PTM0~PTM1
 - One 10-bit Audio Type TM ATM
- Two Universal Serial Interface Modules USIM for SPI, I²C or UART communication



- Single Serial Peripheral Interface SPI
- Dual Time Base functions for generation of fixed time interrupt signals
- Glucose Meter AFE circuitry
 - 6 external channel 12-bit resolution A/D Converter
 - Internal Reference Voltage Generator
 - Two 12-bit D/A Converters
 - · Two internal Operational Amplifiers
- · LCD Driver function
 - SEGs×COMs: 36×4, 34×6 or 32×8
 - Duty type: 1/4 duty, 1/6 duty or 1/8 duty
 - Bias level: 1/3 biasBias type: C type
 - Waveform type: type A or type B
- · USB interface
 - USB 2.0 Full Speed compatible
 - 4 endpoints supported including endpoint 0
 - All endpoints except endpoint 0 can support interrupt and bulk transfer
 - All endpoints except endpoint 0 have a fixed FIFO size of 16, 32 and 64 bytes respectively
 - Endpoint 0 support control transfer
 - Endpoint 0 has 8 byte FIFO
 - Support 3.3V LDO and internal UDP 1.5kΩ pull-up resistor
 - Internal 12MHz RC oscillator with ±0.25% accuracy for all USB modes
- Integrated Multiplier/Divider Unit MDU
- Integrated 16-bit Cyclic Redundancy Check function CRC
- · Low voltage reset function
- Package types: 32-pin QFN, 64/80-pin LQFP

General Description

The device is a Flash Memory 8-bit high performance RISC architecture microcontroller device with Glucose meter AFE module, USB interface and LCD driver that specifically designed for USB Glucose Meter with LCD display applications.

For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc. By using the In Application Programming technology, users have a convenient means to directly store their measured data in the Flash Program Memory as well as having the ability to easily update their application programs.

Analog features include a multi-channel 12-bit A/D converter, two 12-bit D/A converters, two internal operational amplifiers and a fully integrated LCD driver. Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM generation functions. Communication with the outside world is catered for by including fully integrated SPI, I²C, UART and USB interface functions, four popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer and

Rev. 1.50 8 November 21, 2024




Low Voltage Reset coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of external, internal high and low oscillators is provided including two fully integrated system oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.


With regard to USB Glucose Meter applications, the device has integrated many of the functions required by these products. These include functions such as Internal Reference Voltage generator, 12-bit D/A Converter, LCD driver function, USB interface, etc. The inclusion of flexible I/O programming features, Time Base functions, Multiplier/Divider Unit, Cyclic Redundancy Check function along with many other features ensure that the device will be highly capable of providing MCU solutions for USB Glucose Meter applications which require an LCD display.

Block Diagram






Pin Assignment




Rev. 1.50 10 November 21, 2024









Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by the corresponding software control bits.

- 2. The OCDSDA and OCDSCK pins are used as the OCDS dedicated pins.
- 3. For less pin-count package types there will be unbonded pins which should be properly configured to avoid unwanted current consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.

Rev. 1.50 12 November 21, 2024



Pin Description

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. As the Pin Description table shows the situation for the package with the most pins, not all pins in the table will be available on smaller package sizes.

Pin Name	Function	ОРТ	I/T	O/T	Description		
	PA0	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
PA0/OCDSDA/ICPDA	OCDSDA	_	ST	CMOS	OCDS data/address pin		
	ICPDA	_	ST	CMOS	ICP data/address pin		
PA1/SCS0	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
	SCS0	PAS0	ST	CMOS	USIM0 SPI slave select		
DANOCOCCIVICOCIV	PA2	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
PA2/OCDSCK/ICPCK	OCDSCK	_	ST	_	OCDS clock pin		
	ICPCK	_	ST	_	ICP clock pin		
PA3/SCK0/SCL0	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
	SCK0	PAS0	ST	CMOS	USIM0 SPI serial clock		
	SCL0	PAS0	ST	NMOS	USIM0 I ² C clock line		
PA4/ATPB/	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
ATP_PWM2	ATPB	PAS1	_	CMOS	ATM inverted output		
	ATP PWM2	PAS1	_	CMOS	ATM Audio PWM Mode output 2		
PA5/ATP/ATP_PWM1	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
	ATP	PAS1	_	CMOS	ATM output		
	ATP_PWM1	PAS1	_	CMOS	ATM Audio PWM Mode output 1		
	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
PA6/INT0/VG/AI7/ AN11	INT0	PAS1 INTEG INTC0	ST	_	External interrupt 0 input		
	VG	PAS1	AN	_	Virtual ground		
	AI7/AN11	PAS1	AN		Analog input, AI7 coordinated with AN11		
	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
PA7/INT1/AI6/AN10	INT1	PAS1 INTEG INTC0	ST	_	External interrupt 1 input		
	Al6/AN10	PAS1	AN	_	Analog input, Al6 coordinated with AN10		
PB0/AI5/AN9	PB0	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high		
	AI5/AN9	PBS0	AN	_	Analog input, Al5 coordinated with AN9		



Pin Name	Function	ОРТ	I/T	O/T	Description
PB1/AI4/AN8	PB1	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	AI4/AN8	PBS0	AN	_	Analog input, Al4 coordinated with AN8
PB2/AN0	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	AN0	PBS0	AN	_	A/D Converter external input channel
PB3/AN1	PB3	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	AN1	PBS0	AN	_	A/D Converter external input channel
DD 4/DTD0/ANO	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB4/PTP0/AN2	PTP0	PBS1	_	CMOS	PTM0 output
	AN2	PBS1	AN	_	A/D Converter external input channel
DDE/DTDOD/AND	PB5	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB5/PTP0B/AN3	PTP0B	PBS1	_	CMOS	PTM0 inverted output
	AN3	PBS1	AN	_	A/D Converter external input channel
	PB6	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB6/AN4/VREF/ VDDIO	AN4	PBS1	AN	_	A/D Converter external input channel
VBBIO	VREF	PBS1	AN	_	A/D Converter external reference voltage input
	VDDIO	PBS1	PWR	_	PD0~PD3 pin power supply
	PB7	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB7/AN5/SCK1/	AN5	PBS1	AN	_	A/D Converter external input channel
SCL1/SEG34	SCK1	PBS1	ST	CMOS	USIM1 SPI serial clock
	SCL1	PBS1	ST	NMOS	USIM1 I ² C clock line
	SEG34	PBS1	_	AN	LCD Segment output
	PC0	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC0/SDI0/SDA0/	SDI0	PCS0	ST	_	USIM0 SPI serial data input
URX0/UTX0	SDA0	PCS0	ST	NMOS	USIM0 I ² C data line
	URX0/UTX0	PCS0	ST	CMOS	USIM0 UART serial data input in full-duplex communication or UART serial data input/output in Single Wire Mode communication
	PC1	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC1/INT3/SDI1/SDA1/	INT3	PCS0 INTEG INTC2	ST	_	External interrupt 3 input
URX1/UTX1	SDI1	PCS0	ST	_	USIM1 SPI serial data input
	SDA1	PCS0	ST	NMOS	USIM1 I ² C data line
	URX1/UTX1	PCS0	ST	CMOS	USIM1 UART serial data input in full-duplex communication or UART serial data input/output in Single Wire Mode communication
	PC2	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC2/INT2/SDO1/UTX1	INT2	PCS0 INTEG INTC1	ST		External interrupt 2 input
	SDO1	PCS0	_	CMOS	USIM1 SPI serial data output
	UTX1	PCS0	_	CMOS	USIM1 UART serial data output

Rev. 1.50 14 November 21, 2024



Pin Name	Function	ОРТ	I/T	O/T	Description
PC3/XT1	PC3	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
1 00/211	XT1	PCS0	AN	_	LXT oscillator pin
PC4/XT2	PC4	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	XT2	PCS1	_	AN	LXT oscillator pin
	PC5	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PC5/SEG35/SCS1/	SEG35	PCS1	_	AN	LCD Segment output
ATCK	SCS1	PCS1	ST	CMOS	USIM1 SPI slave select
	ATCK	PCS1	ST	_	ATM clock input
	PC6	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PC6/SDO0/UTX0	SDO0	PCS1	_	CMOS	USIM0 SPI serial data output
	UTX0	PCS1	_	CMOS	USIM0 UART serial data output
	PD0	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD0/SEG0/PTP0/ SPISCK	SEG0	PDS0	_	AN	LCD Segment output
SPISCK	PTP0	PDS0	_	CMOS	PTM0 output
	SPISCK	PDS0	ST	CMOS	SPI serial clock
	PD1	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD1/SEG1/PTP0B/	SEG1	PDS0	_	AN	LCD Segment output
PTP0I/SPISDI	PTP0B	PDS0	_	CMOS	PTM0 inverted output
	PTP0I	PDS0	ST	_	PTM0 capture input
	SPISDI	PDS0	ST	_	SPI serial data input
	PD2	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD2/SEG2/PTCK0/	SEG2	PDS0	_	AN	LCD Segment output
SPISDO	PTCK0	PDS0	ST	_	PTM0 clock input
	SPISDO	PDS0	_	CMOS	SPI serial data output
	PD3	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD3/SEG3/SPISCS	SEG3	PDS0	_	AN	LCD Segment output
	SPISCS	PDS0	ST	CMOS	SPI slave select
	PD4	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PD4/SEG4/ATP/	SEG4	PDS1	_	AN	LCD Segment output
ATP_PWM1	ATP	PDS1	_	CMOS	ATM output
	ATP PWM1	PDS1	_	CMOS	ATM Audio PWM Mode output 1
	PD5	PDPU PDS1	ST	CMOS	
PD5/SEG5/ATPB/	SEG5	PDS1	_	AN	LCD Segment output
ATP_PWM2	ATPB	PDS1	_	CMOS	ATM inverted output
	ATP PWM2	PDS1	_		ATM Audio PWM Mode output 2
	PD6	PDPU PDS1	ST	CMOS	
PD6/OSC1/SEG6	OSC1	PDS1	AN	_	HXT oscillator pin
	SEG6	PDS1		AN	LCD Segment output



Pin Name	Function	ОРТ	I/T	O/T	Description
	PD7	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-high
PD7/OSC2/SEG7	OSC2	PDS1 PDS1	_	AN	HXT oscillator pin
	SEG7	PDS1	_	AN	LCD Segment output
	PE0	PEPU PES0	ST	CMOS	
	SEG8	PES0	_	AN	LCD Segment output
PE0/SEG8/STP/STPI	STP	PES0	_	CMOS	STM output
	STPI	PES0 IFS	ST	_	STM capture input
	PE1	PEPU PES0	ST	CMOS	General purpose I/O. Register enabled pull-high
PE1/SEG9/STPB/STPI	SEG9	PES0	_	AN	LCD Segment output
1 6 1/36 0 9/3 11 6/3 11 1	STPB	PES0	_	CMOS	STM inverted output
	STPI	PES0 IFS	ST	_	STM capture input
PE2/SEG10/STCK	PE2	PEPU PES0	ST	CMOS	General purpose I/O. Register enabled pull-high
PE2/3EG10/31CK	SEG10	PES0	_	AN	LCD Segment output
	STCK	PES0	ST	_	STM clock input
DE2/8E644/DTD4	PE3	PEPU PES0	ST	CMOS	General purpose I/O. Register enabled pull-high
PE3/SEG11/PTP1	SEG11	PES0	_	AN	LCD Segment output
	PTP1	PES0	_	CMOS	PTM1 output
DE 4/05040/DTD4D/	PE4	PEPU PES1	ST	CMOS	General purpose I/O. Register enabled pull-high
PE4/SEG12/PTP1B/ PTP1I	SEG12	PES1	_	AN	LCD Segment output
' ' ' ' '	PTP1B	PES1	_	CMOS	PTM1 inverted output
	PTP1I	PES1	ST	_	PTM1 capture input
DE5/8E642/DT6V4	PE5	PEPU PES1	ST	CMOS	General purpose I/O. Register enabled pull-high
PE5/SEG13/PTCK1	SEG13	PES1	_	AN	LCD Segment output
	PTCK1	PES1	ST	_	PTM1 clock input
PE6/SEG14	PE6	PEPU PES1	ST	CMOS	General purpose I/O. Register enabled pull-high
	SEG14	PES1	_	AN	LCD Segment output
PE7/SEG15	PE7	PEPU PES1	ST	CMOS	General purpose I/O. Register enabled pull-high
	SEG15	PES1	_	AN	LCD Segment output
PF0/SEG16~ PF3/SEG19	PF0~PF3	PFPU PFS0	ST	CMOS	General purpose I/O. Register enabled pull-high
11 3/32019	SEG16~SEG19	PFS0	_	AN	LCD Segment output
PF4/SEG20~ PF7/SEG23	PF4~PF7	PFPU PFS1	ST	CMOS	General purpose I/O. Register enabled pull-high
1 1 1/OEG23	SEG20~SEG23	PFS1	_	AN	LCD Segment output
PG0/SEG24~ PG3/SEG27	PG0~PG3	PGPU PGS0	ST	CMOS	General purpose I/O. Register enabled pull-high
1 30/02/02/	SEG24~SEG27	PGS0	_	AN	LCD Segment output

Rev. 1.50 16 November 21, 2024



Pin Name	Function	ОРТ	I/T	O/T	Description
	PG4	PGPU PGS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PG4/COM7/SEG28	COM7	PGS1	_	AN	LCD Common output
	SEG28	PGS1	_	AN	LCD Segment output
	PG5	PGPU PGS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PG5/COM6/SEG29	COM6	PGS1	_	AN	LCD Common output
	SEG29	PGS1	_	AN	LCD Segment output
PH2/SEG32	PH2	PHPU PHS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	SEG32	PHS0	_	AN	LCD Segment output
PH3/SEG33	PH3	PHPU PHS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	SEG33	PHS0	_	AN	LCD Segment output
PH4	PH4	PHPU	ST	CMOS	General purpose I/O. Register enabled pull-high
COM0~COM3	COM0~COM3	_	_	AN	LCD Common output
COM4/SEG31	COM4	COMS	_	AN	LCD Common output
CON4/SEG31	SEG31	COMS	_	AN	LCD Segment output
COME/CECOO	COM5	COMS	_	AN	LCD Common output
COM5/SEG30	SEG30	COMS	_	AN	LCD Segment output
VMAX	VMAX	_	PWR	_	LCD maximum voltage, should be connected to VDD or V1
PLCD	PLCD	_	PWR	AN	LCD power supply
V1	V1	_	PWR	AN	LCD voltage pump
V2	V2	_	PWR	AN	LCD voltage pump
C1	C1	_	AN	AN	LCD voltage pump
C2	C2	_	AN	AN	LCD voltage pump
AI0~AI3	AI0~AI3	_	AN	_	Analog input
DACVREF	DACVREF	_	AN	_	D/A Converter reference voltage input
LIDD/OD4	UDP	_	ST	CMOS	USB D+ line
UDP/OD1	OD1	_	ST	NMOS	NMOS Open Drain I/O pin
LIDNIODO	UDN	_	ST	CMOS	USB D- line
UDN/OD0	OD0	_	ST	NMOS	NMOS Open Drain I/O pin
V33O	V33O	_	_	PWR	USB 3.3V regulator output
V/DD/UDUC	VDD	_	PWR	_	Digital positive power supply
VDD/UBUS	UBUS	_	PWR	_	USB positive power supply
VSS	VSS	_	PWR	_	Digital negative power supply
AVDD	AVDD	_	PWR	_	Analog positive power supply
AVSS	AVSS	_	PWR	_	Analog negative power supply

Legend: I/T: Input type; O/T: Output type;

PWR: Power; OPT: Optional by register option;

CMOS: CMOS output; NMOS: NMOS output; ST: Schmitt Trigger input; AN: Analog signal.



Absolute Maximum Ratings

Supply Voltage	V _{SS} -0.3V to 6.0V
Input Voltage	V _{SS} -0.3V to V _{DD} +0.3V
Storage Temperature	-60°C to 150°C
Operating Temperature	40°C to 85°C
I _{OH} Total	80mA
I _{OL} Total	80mA
Total Power Dissipation	500mW

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

Operating Voltage Characteristics

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
		f _{SYS} =6MHz	2.2	_	5.5	
	Operating Voltage – HXT	f _{SYS} =12MHz	2.7	_	5.5	V
		f _{SYS} =16MHz	3.3	_	5.5	
	Operating Voltage – HIRC	f _{SYS} =12MHz	2.7	_	5.5	V
V_{DD}	Operating Voltage – LXT	f _{SYS} =32.768kHz	2.2	_	5.5	V
	Operating Voltage – LIRC	f _{SYS} =32kHz	2.2	_	5.5	V
		f _{SYS} =6MHz, PLLEN=1	2.2	_	5.5	
Opera	Operating Voltage – PLL	f _{SYS} =12MHz, PLLEN=1	2.7	_	5.5	V
		f _{SYS} =16MHz, PLLEN=1	3.3	_	5.5	

Rev. 1.50 November 21, 2024



Operating Current Characteristics

Ta=-40°C~85°C

Cumbal	Operation Made		Test Conditions	Min.	Trees	May	I I m i f
Symbol	Operating Mode	V _{DD}	Conditions	WIII.	Тур.	Max.	Unit
	SLOW Mode – LIRC	3V	f _{sys} =32kHz	_	16	30	
	SLOW Mode - LIRC	5V	1515-02KI 12	_	28	50	μA
	SLOW Mode – LXT	3V	f _{sys} =32.768kHz	_	17	30	μΑ
	SLOW Mode – EXT	5V	ISYS-32.7 OOKI IZ	_	30	50	μΑ
	FAST Mode – HIRC	3V	f _{sys} =12MHz	_	1.5	2.8	mA
		5V	ISYS-IZIVII IZ	_	3.0	4.5	IIIA
	FAST Mode – HXT	3V	fsys=6MHz	_	0.7	1.5	
		5V	ISYS-OIVIHZ	_	1.6	3.0	
IDD		3V	-f _{sys} =12MHz	_	1.3	3.0	mA
IDD		5V		_	2.7	6.0	IIIA
		3.3V	f _{sys} =16MHz	_	3	6	
		5V	ISYS-TOWINZ	_	5.0	9.5	
		3V	f _{sys} =6MHz, PLLEN=1	_	2	3	
		5V	ISYS-OIVINZ, PLLEIN-I	_	3	4	
	FAST Mode – PLL	3V	f _{sys} =12MHz, PLLEN=1	_	2.1	3.5	mA
	PAST Wode – PLL	5V	ISYS-IZIVINZ, FLLEIN-I		3.8	7.0	IIIA
		3.3V	f _{sys} =16MHz, PLLEN=1		3.2	6.5	
		5V	ISYS-TOMINZ, FLLEN-T	_	4.5	9.0	

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

Standby Current Characteristics

Ta=25°C, unless otherwise specified

Symbol	Standby Mada		Test Conditions	Min.	Tun	Max.	Max.	Unit
Symbol	Standby Mode	V _{DD}	Conditions	wiin.	Тур.	wax.	@85°C	Unit
		3V	WDT off	_	0.45	0.90	8.00	
		5V	VVDT OII	_	0.5	2.0	10.0	
	SLEEP Mode	3V	WDT on f =f	_	1.5	3.0	3.0	
	SLEEP Mode	5V	WDT on, f _{SUB} =f _{LIRC}	_	2	5	5	μA
		3V	WDT on f =f	_	0.7	1.5	3.0	
		5V	WDT on, f _{SUB} =f _{LXT}	_	1.5	3.0	5.0	
l.	IDLEO Mada LIDC	3V	f on	_	1.5	3.0	3.0	
I _{STB}	IDLE0 Mode – LIRC	5V	f _{SUB} on	_	2.8	5.0	5.0	μA
	IDLE0 Mode – LXT	3V	f on	_	1.8	3.0	3.0	
	IDLEU Mode – LX I	5V	f _{SUB} on	_	2.8	5.0	5.0	μA
	IDLE1 Mode – HIRC	3V	f on f =10MH=	_	0.65	1.40	1.40	mA
	IDLE I WOUE - HIKC	5V	f _{SUB} on, f _{SYS} =12MHz	_	1.3	3.0	3.0	ША
	IDLE1 Mode – HXT	3V	f on f =12MH=	_	0.9	1.5	1.5	m Λ
	IDLE I MODE - UVI	5V	f _{SUB} on, f _{SYS} =12MHz	_	1.4	3.0	3.0	mA



Sumb al	Symbol Standby Mode		Test Conditions	Min.	Tress	Max	Max.	Unit
Symbol	Standby Mode	V _{DD}	Conditions	WIII.	Тур.	Max.	@85°C	Unit
		3V	f _{SUB} on, f _{SYS} =6MHz,	_	1.0	2.5	2.5	
		5V	PLLEN=1	_	2.0	3.5	3.5	
1,	IDLE1 Mode – PLL	3V	f _{SUB} on, f _{SYS} =12MHz,	_	1.5	3.0	3.0	
I _{STB}	IDLE I Wode – PLL	5V	PLLEN=1	_	2.5	4.0	4.0	mA
		3.3V	f _{SUB} on, f _{SYS} =16MHz,	_	1.7	3.5	3.5	
5V		PLLEN=1	_	3	5	5		

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

Internal High Speed Oscillator - HIRC - Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of 5V.

Cumbal	Parameter		Test Conditions			Max.	Unit
Symbol		V _{DD}	Conditions	Min.	Тур.	wax.	Unit
		4.4V~5.25V	USB mode and CLKADJ=1, UDP/UDN plug in the HOST, Ta=-40°C~85°C	-0.25%	12	+0.25%	
	12MHz Writer Trimmed	5V	Ta=25°C	-2%	12	+2%	
f _{HIRC}	HIRC Frequency	5V	Ta=0°C~70°C	-3%	12	+3%	MHz
		5V	Ta=-40°C~85°C	3.5%	12	+3.5%	
		2.7V~5.5V	Ta=0°C~70°C	-4%	12	+4%	
		2.7V~5.5V	Ta=-40°C~85°C	-4.5%	12	+4.5%	

Note: 1. The 5V values for V_{DD} are provided as this is the fixed voltage at which the HIRC frequency is trimmed by the writer.

2. The rows below the 5V trim voltage rows are provided to show the values for the full V_{DD} range operating voltage.

Internal Low Speed Oscillator Characteristics - LIRC

Symbol	Parameter		Min.	Тур.	Max.	Unit	
	Parameter	V _{DD}	Temp.	IVIIII.	тур.	IVIAX.	Ullit
f	LIPC Fraguency	3V	25°C	-2%	32	+2%	kHz
† _{LIRC}	LIRC Frequency	2.2V~5.5V	-40°C~85°C	-7%	32	+7%	KIIZ
t _{START}	LIRC Start up Time	_	-40°C~85°C	_	_	100	μs

Rev. 1.50 20 November 21, 2024




External Low Speed Crystal Oscillator Characteristics – LXT

Ta=25°C

Symbol	Davamatav	Те	Min.	Trees	Max.	Unit	
	Parameter	V _{DD}	Conditions	IVIIII.	Тур.	IVIAX.	Ullit
f _{LXT}	LXT Frequency	2.2V~5.5V	_	_	32.768	_	kHz
4	LVT Start I In Time	3V	_	_	_	1000	ma
tstart	LXT Start Up Time	5V	_	_	_	1000	ms
Duty Cycle	Duty Cycle	_	_	40	_	60	%
R _{NEG}	Negative Resistance	2.2V	_	3×ESR	_	_	Ω

Note: C1, C2 and R_P are external components. C1=C2=10pF. R_P=10M Ω . C_L=7pF, ESR=30k Ω .

Operating Frequency Characteristic Curves



System Start Up Time Characteristics

Ta=-40°C~85°C

Cumbal	Parameter		Test Conditions	Min.	Time	Max.	Unit
Symbol	Farameter	V_{DD}	Conditions	IVIIII.	Тур.	IVIAX.	Offic
		_	f _{SYS} =f _{LXT}	_	1024	_	tsys
		_	f _{SYS} =f _H ~f _H /64, f _H =f _{HXT}	_	128	_	tsys
	System Start-up Time	_	f _{SYS} =f _H ~f _H /64, f _H =f _{HIRC}	_	16	_	tsys
	(Wake-up from Condition where f _{SYS} is off)	_	f_{PLL} off \rightarrow on (PLLF=1)	_	2560	_	t _{PLL} (48MHz)
		_	f _{SYS} =f _{LIRC}	_	2	_	tsys
t _{SST}	System Start-up Time	_	f _{SYS} =f _H ~f _H /64, f _H =f _{HXT} or f _{HIRC} or f _{PLL}	_	2	_	t _{sys}
	(Wake-up from Condition where f _{SYS} is on)	_	f _{SYS} =f _{LXT} or f _{LIRC}	_	2	_	t _{SYS}
		_	f_{HXT} off \rightarrow on (HXTF=1)	_	1024	_	t _{HXT}
	System Speed Switch Time	_	f_{HIRC} off \rightarrow on (HIRCF=1)	_	16	_	t _{HIRC}
	(FAST to Slow Mode or SLOW to FAST Mode)	_	f_{PLL} off \rightarrow on (PLLF=1)	_	2560	_	t _{PLL} (48MHz)
		_	f_{LXT} off \rightarrow on (LXTF=1)	_	1024	_	t _{LXT}

Rev. 1.50 21 November 21, 2024



Symbol	Parameter		Test Conditions	Min.	Tress	Max.	Unit
			Conditions	wiin.	Тур.	IVIAX.	Unit
	System Reset Delay Time (Reset Source from Power-on Reset or LVR Hardware Reset)	_	RR _{POR} =5V/ms	14	16	18	
t _{RSTD}	System Reset Delay Time (LVRC/WDTC/RSTC Software Reset)	_	_				ms
	System Reset Delay Time (Reset Source from WDT Overflow Reset)	_	_	14	16	18	
t _{SRESET}	Minimum Software Reset Width to Reset	_	_	45	90	120	μs

- Note: 1. For the System Start-up time values, whether f_{SYS} is on or off depends upon the mode type and the chosen f_{SYS} system oscillator. Details are provided in the System Operating Modes section.
 - 2. The time units, shown by the symbols t_{HIRC}, etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example t_{HIRC}=1/f_{HIRC}, t_{SYS}=1/f_{SYS} etc.
 - 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t_{START}, as provided in the LIRC frequency table, must be added to the t_{SST} time in the table above
 - 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

Input/Output Characteristics

Input/Output (without Multi-power) D.C. Characteristics

For PA0~PA7, PB0~PB7, PC0~PC6, PD4~PD7, PE0~PE7, PF0~PF7, PG0~PG5 and PH2~PH4 pins.

Ta=-40°C~85°C

Complete L	Down to the second seco		Test Conditions	Min	Tim	Mass	11:4
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
VIL	Input Low Voltage for I/O Porte	5V	_	0	_	1.5	V
VIL	Input Low Voltage for I/O Ports	_	_	0	_	0.2V _{DD}	, v
VIH	Input High Voltage for I/O Porte	5V	_	3.5	_	5.0	V
VIH	Input High Voltage for I/O Ports	_	_	0.8V _{DD}	_	V_{DD}	
1	Sink Current for I/O Ports	3V	Voi =0.1Vpp	16	32	_	mA
I _{OL}	Sink Current for 1/O Ports	5V	VOL-U. I VDD	32	65	_	IIIA
[Source Current for I/O Ports	3V	V _{OH} =0.9V _{DD}	-4	-8	_	mA
Іон	Source Current for I/O Ports	5V	VOH-U.9VDD	-8	-16	_	IIIA
Rph	Dull high Decistones for I/O Dorte (1)	3V		20	60	100	kΩ
КРН	Pull-high Resistance for I/O Ports (1)	5V	_	10	30	50	K12
I _{LEAK}	Input leakage current for I/O Ports	5V	V _{IN} =V _{DD} or V _{IN} =V _{SS}	_	_	±1	μA
t _{INT}	External Interrupt Input Pin Minimum Pulse Width	_	_	10	_	_	μs
t _{TCK}	PTMn/STM/ATM Clock Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
t _{TPI}	PTMn/STM Capture Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
f _{TMCLK}	PTMn/STM Maximum Timer Clock Source Frequency	5V	_	_	_	1	f _{sys}
t _{CPW}	PTMn/STM Minimum Capture Pulse Width	_	_	t _{CPW} (2)	_	_	μs

Note: 1. The R_{PH} internal pull-high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.

Rev. 1.50 22 November 21, 2024



2. For PTMn:

If PTnCAPTS=0, then t_{CPW}=max(2×t_{TMCLK}, t_{TPI})

If PTnCAPTS=1, then $t_{CPW}=max(2\times t_{TMCLK}, t_{TCK})$

Ex1: If PTnCAPTS=0, f_{TMCLK} =16MHz, t_{TPl} =0.3 μ s, then t_{CPW} =max(0.125 μ s, 0.3 μ s)=0.3 μ s

Ex2: If PTnCAPTS=1, f_{TMCLK} =16MHz, t_{TCK} =0.3 μ s, then t_{CPW} =max(0.125 μ s, 0.3 μ s)=0.3 μ s

Ex3: If PTnCAPTS=0, f_{TMCLK} =8MHz, t_{TPI} =0.3 μ s, then t_{CPW} =max(0.25 μ s, 0.3 μ s)=0.3 μ s

Ex4: If PTnCAPTS=0, f_{TMCLK} =4MHz, t_{TPI} =0.3 μ s, then t_{CPW} =max(0.5 μ s, 0.3 μ s)=0.5 μ s

For STM:

 $t_{CPW} = max(2 \times t_{TMCLK}, t_{TPI})$

Ex1: If f_{TMCLK} =16MHz, t_{TPI} =0.3 μ s, then t_{CPW} =max(0.125 μ s, 0.3 μ s)=0.3 μ s

Ex2: If f_{TMCLK} =8MHz, t_{TPI} =0.3 μ s, then t_{CPW} =max(0.25 μ s, 0.3 μ s)=0.3 μ s

Ex3: If f_{TMCLK} =4MHz, t_{TPI} =0.3 μ s, then t_{CPW} =max(0.5 μ s, 0.3 μ s)=0.5 μ s

Where $t_{TMCLK}=1/f_{TMCLK}$

Input/Output (with Multi-power) D.C. Characteristics

For PD0~PD3 pins.

Ta=-40°C~85°C

Complete I	Baramatar		Test Conditions	Min	T	Mari	Unit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Power Supply –V _{DD0}	_	_	2.2	5.0	5.5	V
V_{DDIO}	Power Supply –V _{DD1}	_	_	2.2	_	V_{DD}	V
V _{IL}	Input Low Voltage for I/O Ports	5V	Pin power=V _{DDn} , V _{DDn} =V _{DD} , n=0~1	0	_	1.5	V
		_	Pin power=V _{DDn} , n=0~1	0	_	0.2V _{DDn}	
V _{IH}	Input High Voltage for I/O Ports	5V	Pin power=V _{DDn} , V _{DDn} =V _{DD} , n=0~1	3.5	_	5.0	V
		_	Pin power=V _{DDn} , n=0~1	0.8V _{DDn}	_	V_{DDn}	
		3V	V _{OL} =0.1V _{DDn} , V _{DDn} =V _{DD} , n=0~1	16	32	_	
I _{OL}	Sink Current for I/O Ports	5V	V _{OL} =0.1V _{DDn} , V _{DDn} =V _{DD} , n=0~1	32	65	_	mA
		5 V	V _{OL} =0.1V _{DDn} , V _{DDn} =3V, n=0~1	20	40	_	
		3V	V _{OH} =0.9V _{DDn} , V _{DDn} =V _{DD} , n=0~1	-4	-8	_	
Іон	Source Current for I/O Ports	5V	V _{OH} =0.9V _{DDn} , V _{DDn} =V _{DD} , n=0~1	-8	-16	_	mA
		οv	V _{OH} =0.9V _{DDn} , V _{DDn} =3V, n=0~1	-2.5	-5.0	_	
		3V	V _{DDn} =V _{DD} , n=0~1	20	60	100	
R _{PH}	Pull-high Resistance for I/O Ports (1)	5V	V _{DDn} =V _{DD} , n=0~1	10	30	50	kΩ
		50	V _{DDn} =3V, n=0~1	36	110	180	
I _{LEAK}	Input Leakage Current for I/O Ports	5V	V _{IN} =V _{SS} or V _{IN} =V _{DDn} , n=0~1	_	_	±1	μΑ

- Note: 1. The R_{PH} internal pull-high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.
 - 2. The actual V_{DDn} in the "Conditions" column, which can be V_{DD} or V_{DDIO} , is determined by the " V_{DD} " column value and the individual V_{DDn} voltage range.
 - 3. When V_{DDn} is used as the I/O power, a $0.1\mu F$ bypass capacitor should be added close to the VDDn pin.



Memory Electrical Characteristics

Ta=-40°C~85°C, unless otherwise specified

Cumbal	Davamatav		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	Wiin.	Тур.	wax.	Unit
V _{RW}	V _{DD} for Read/Write	_	_	V_{DDmin}	_	V _{DDmax}	V
Flash Pr	ogram Memory						
t _{FWR}	Write Time	_	FWERTS=0	_	2.2	2.7	ms
LFWR	Wille Tille	_	FWERTS=1	_	3.0	3.6	1115
.	Frase Time	_	FWERTS=0	_	3.2	3.9	mo
t _{FER}	Erase fillie	_	FWERTS=1	_	3.7	4.5	ms
E _P	Cell Endurance	_	_	100K	_	_	E/W
t _{RETD}	Data Retention Time	_	Ta=25°C	_	40	_	Year
t _{ACTV}	ROM Activation Time – Wake-up from Power Down Mode	_	_	32	_	64	μs
Data EE	PROM Memory						
t _{EERD}	Read Time	_	_	_	_	4	tsys
	Write Time (Byte Mode)	_	EWERTS=0	_	5.4	6.6	
t _{FFWR}	write fille (Byte Wode)	_	EWERTS=1	_	6.7	8.1	
LEEWR	Write Time (Page Mode)	_	EWERTS=0	_	2.2	2.7	ms
	Write Time (Fage Mode)	_	EWERTS=1	_	3.0	3.6	
.	Erase Time	_	EWERTS=0	_	3.2	3.9	ms
t _{EEER}	Erase fillie	_	EWERTS=1	_	3.7	4.5	1115
E _P	Cell Endurance	_	_	100K	_	_	E/W
t _{RETD}	Data Retention Time	_	Ta=25°C	_	40	_	Year
RAM Da	ta Memory						
V_{DR}	RAM Data Retention Voltage	_	_	1.0	_	_	V

Note: 1. The ROM activation time t_{ACTV} should be added when calculating the total system start-up time of a wake-up from the power down mode.

LVR Electrical Characteristics

Ta=-40°C~85°C

Cumbal	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	wiin.	тур.	wax.	Unit
V _{DD}	Operating Voltage	_	_	2.2	_	5.5	V
		_	LVR enable, voltage select 2.1V		2.1		
VIVR	Low Voltage Reset Voltage	_	LVR enable, voltage select 2.55V	-5%	2.55	+5%	V
V LVR	Low voltage Reset voltage	_	LVR enable, voltage select 3.15V	-570	3.15	T370	V
		_	LVR enable, voltage select 3.8V		3.8		
			TLVR[1:0]=00B	120	240	480	μs
	Minimum Low Voltage Width to Reset		TLVR[1:0]=01B	0.5	1.0	2.0	
LLVR		_	TLVR[1:0]=10B	1	2	4	ms
			TLVR[1:0]=11B	2	4	8	

Rev. 1.50 24 November 21, 2024

^{2. &}quot;E/W" means Erase/Write times.



Analog Front End Circuit Characteristics

Operational Amplifier Electrical Characteristics

Ta=25°C, unless otherwise specified

Cumb al	Dovomotov		Test Conditions	Min	Tres	May	l lm!4
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
I _{OPA}	OPA Operating Current	3V	V _P =V _N =(1/2)V _{DD}	_	_	650	μΑ
Aol	OPA Open Loop Gain	3V	_	80	100	_	dB
Ro	Output Resistance	2.4V~ 3.6V			_	260	Ω
Ios	Input Offset Current	2.4V~ 3.6V	12=0°(:~50°(:		_	5	nA
тс	Temperature Coefficient of Offset Voltage	3V	Ta=0°C~50°C	_	_	±20	μV /°C
GBW	Gain Bandwidth	3V	R_L =1M Ω , C_L =60pF, V_{IN} = V_{CM} /2	100	_	_	kHz
Vos	Input Offset Voltage	3V	Without calibration (OPAnOF[4:0]=10000B)	-15	_	15	mV
V _{СМ}	OPA Common Mode Voltage Range	3V	_	0.1	_	V _{DD} -1.4	V
Vor	OPA Maximum Output Voltage Range	3V	_	V _{SS} +0.1	_	V _{DD} -0.1	V

Internal Reference Voltage Characteristics

Ta=25°C, unless otherwise specified

Cumbal	Power motors		Test Conditions	Min.	Tien	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	Wiin.	Тур.	wax.	Oilit
V _{IREF}	Internal Reference Voltage	3V	IREFEN=1, PVREF=10000000B	-3%	2.0	+3%	V
I _{IREF}	Additional Current for Internal Reference Voltage Enable	_	IREFEN=1	_	650	1000	μA
TC _{IREF}	Temperature Coefficient of Internal Reference Voltage	3V	Ta=10°C~40°C	_	±20	±40	ppm/°C

Analog Switch Electrical Characteristics

Ta=25°C, unless otherwise specified

Cumb al	Parameter		Test Conditions		Trees	Max.	Unit
Symbol	Parameter	V _{DD} Conditions Min.		wiin.	Тур.	IVIAX.	Onit
Rop	On Resistance (All Except VG)	3V	Ta=10°C~40°C	_	_	1300	Ω
R _{VG}	On Resistance (VG)	3V	Ta=10°C~40°C, VGSW=1	_	_	20	Ω
I _{LEAK}	Leakage Current (VG)	3V	Ta=10°C~40°C	-5.0	±0.5	5.0	nA

12-bit D/A Converter Electrical Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	IVIIII.	īyp.	IVIAX.	Onit
DNL	Differential Non-linearity	3V	DACVRS[1:0]=00B	_	_	±8	LSB
INL	Integral Non-linearity	3V	DACVRS[1:0]=00B	_	_	±20	LSB

Rev. 1.50 25 November 21, 2024



Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit	
Symbol	Parameter	V _{DD}	Conditions	IVIIII.	Typ.	Wax.	Unit	
V _{DACO}	Output Voltage Range	_	_	0	_	1.00	VDACVREF	
V _{DACO_RIPPLE}	Output Voltage Ripple	3V	DACVRS[1:0]=10B	-2	_	+2	mV	

A/D Converter Electrical Characteristics

Ta=25°C, V_{DD}=AV_{DD}

Courada a L	Damenton.		Test Conditions	Min	T	Mass	Unit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage	_	_	2.7	_	5.5	V
V _{ADI}	Input Voltage	_	_	0	_	V _{REF}	V
V _{REF}	Reference Voltage	_	_	2	_	V_{DD}	V
			\/ =\/ + =0.5uc				
DNII	Differential New Yorks	5V	V _{REF} =V _{DD} , t _{ADCK} =0.5µs	-3			LSB
DNL	Differential Non-linearity	3V	/		_	+3	LSB
		5V	V _{REF} =V _{DD} , t _{ADCK} =10µs				
		3V	\\ _\\				
INL	Into and Non-line saits.	5V	V _{REF} =V _{DD} , t _{ADCK} =0.5µs	-4			LSB
IINL	Integral Non-linearity	3V	\\ _\\		_	+4	LSB
		5V	V _{REF} =V _{DD} , t _{ADCK} =10µs				
	Additional Current for A/D Converter	3V	No local 4 O Fee	_	1	2	mA
I _{ADC}	Enable	5V	No load, tadck=0.5µs	_	1.5	3.0	mA
tadck	Clock Period	_	_	0.5	_	10.0	μs
t _{ON2ST}	A/D Converter On-to-Start Time	_	_	4	_	_	μs
t _{ADS}	Sampling Time	_	_	_	4	_	t _{ADCK}
t _{ADC}	Conversion Time (Including A/D Sample and Hold Time)	_	_	_	16	_	t _{ADCK}

LCD Driver Electrical Characteristics

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit		
Symbol	Parameter	V _{DD}	Conditions	IVIIII.	Тур.	IVIAX.	Ullit		
			Power supply from PLCD pin (for C type)	2.0	_	3.7			
		_	Power supply from V1 pin (for C type)	3.0	_	5.5			
		_	Power supply from V2 pin (for C type)	1.0	_	1.8	V		
Vin		_	Power supply from V _A (for C type)	3.0	_	5.5	V		
					3.3V~ 5.5V	Power supply from V _B (for C type)	-10%	3.0	+10%
		2.2V~ 5.5V	Power supply from V _C , no load (for C type)	-10%	1.0	+10%			
		3V	No load, V _A =V ₁ =V _{DD} , 1/3 Bias,	_	0.6	1.2			
	Additional Current for LCD	5V	LCDPCK[2:0]=000b	_	1	2			
ILCD	Enable – C Type	3V	No load, V _A =V ₁ =V _{DD} , 1/3 Bias,		1.5	3.0	μA		
		5V	LCDPCK[2:0]=001b~111b	_	2.4	4.8			

Rev. 1.50 26 November 21, 2024



Cumbal	Donomotor		Test Conditions		Time	Max.	I Imit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	IVIAX.	Unit
1	LCD Common and Segment	3V	Voi =0.1Vpp	210	420	_	
ILCDOL	Sink Current	5V	VOL-U. I VDD	350	700	_	μA
	LCD Common and Segment	3V	V _{OH} =0.9V _{DD}	-80	-160	_	
ILCDOH	Source Current	5V		-180	-360	_	μA

USB Electrical Characteristics

Ta=25°C

Cumb al	Dovemeter		Test Conditions	Min	Trees	May	Unit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
		3V	f _{SYS} =f _{PLL} =6MHz, no load, USB	_	4.5	9.0	mA
		5V	and PLL on, other peripherals off	_	9.5	15.0	mA
		3V	f _{SYS} =f _{PLL} =12MHz, no load,	_	5	10	mA
I _{DD}	Operating Current (USB)	5V	USB and PLL on, other peripherals off	_	10.5	16.0	mA
		5V	f _{SYS} =f _{PLL} =16MHz, no load, USB and PLL on, other peripherals off	_	11	18	mA
	Suspend Current (USB)	5V	f _H off, f _{SUB} =f _{LIRC} or f _{LXT} , no load, CPU off, USB transceiver and 3.3V Regulator on, other peripherals off, SUSP2=0, RCTRL=0, RUPH=1	_	360	450	μА
Isus	(IDLE0 Mode)	5V	f _H off, f _{SUB} =f _{LIRC} or f _{LXT} , no load, CPU off, USB transceiver and 3.3V Regulator off, other peripherals off, SUSP2=1, RCTRL=1, RUPH=1	_	240	330	μА
V _{V33O}	3.3V Regulator Output Voltage	5V	I _{V33O} =70mA	3.0	3.3	3.6	V
R _{UDP}	Pull-high Resistance of UDP to V33O	5V	_	-5%	1.5	+5%	kΩ
INUDP	Pull-high Resistance of UDP to UBUS	5V	RCTRL=1	4.9	7.8	12.0	kΩ
R _{UDPN}	Pull-high Resistance of UDP/UDN to UBUS	5V	PU=1	300	650	1000	kΩ
R _{PL}	Pull-low Resistance of UBUS	5V	SUSP2=1, RUBUS=0	0.5	1.0	2.0	МΩ
Rod	Pull-high Resistance of OD0/OD1 to VDD	5V	UMS[2:0]=001B	2.0	4.7	8.0	kΩ
I _{OL_OD}	Sink Current of OD0/OD1	5V	UMS[2:0]=001B, V _{OL} =0.1V _{DD}	4	6	_	mA
V _{IH}	Input High Voltage of OD0/OD1	5V	UMS[2:0]=001B, OD1O/OD0O=11B	2		5	V
V _{IL}	Input Low Voltage of OD0/OD1	5V	UMS[2:0]=001B, OD10/OD00=11B	0		0.8	V




I²C Electrical Characteristics

Ta=25°C

Completel	Barrantan		Test Conditions	Min	T	Man	Unit	
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit	
			No clock debounce	2	_	_		
	I ² C Standard Mode (100kHz) f _{SYS} Frequency (Note)	_	2 system clock debounce	4	_	_	MHz	
fızc	requericy		4 system clock debounce	4	_	_		
II2C	120 5 4 14 4 4 4 0 0 1 1 1 1 5		No clock debounce	4	_	_		
	I ² C Fast Mode (400kHz) f _{SYS} Frequency (Note)		2 system clock debounce	8	_	_	MHz	
	requeriey		4 system clock debounce	8	_	_		
f	SCL Clock Frequency	3V/5V	Standard mode	_	_	100	kHz	
f _{SCL}	SCL Clock Frequency	30/30	Fast mode	_	_	400	KIIZ	
4	SCL Clock High Time	3V/5V	Standard mode	3.5	_	_		
t _{SCL(H)}	SCL Clock High Time	30/30	Fast mode	0.9	_	_	μs	
t	SCL Clock Low Time	3V/5V	Standard mode	3.5	_	_	μs	
t _{SCL(L)}	SCE Clock Low Time	30/30	Fast mode	0.9	_	_	μδ	
t _{FALL}	SCL and SDA Fall Time	3V/5V	Standard mode	_	_	1.3	μs	
L FALL	SCE and SDA Fair Time	30/30	Fast mode	_	_	0.34	μδ	
t _{RISE}	SCL and SDA Rise Time	3V/5V	Standard mode	_	_	1.3	μs	
IKISE	SOL and SDA Nise Time	30/30	Fast mode	_		0.34	μο	
t _{SU(SDA)}	SDA Data Setup Time	3V/5V	Standard mode	0.25	_	_	μs	
LSU(SDA)	SDA Data Setup Time	30/30	Fast mode	0.1	_		μδ	
$t_{\text{H(SDA)}}$	SDA Data Hold Time	3V/5V	_	0.1	_	_	μs	
$t_{\text{VD}(\text{SDA})}$	SDA Data Valid Time	3V/5V	_	_	_	0.6	μs	
t _{SU(STA)}	Start Condition Setup Time	3V/5V	Standard mode	3.5	_	_	μs	
LSU(STA)	Start Condition Cetup Time	30/30	Fast mode	0.6	_	_	μο	
t _{H(STA)}	Start Condition Hold Time	3\//5\/	Standard mode	4.0	_	_	μs	
th(STA)	Start Condition Hold Time	3V/5V -	Fast mode	0.6	_	_	μδ	
t _{SU(STO)}	Stop Condition Setup Time		Standard mode	3.5	_	_	μs	
L SU(S10)	Stop Condition Setup Time	30/30	Fast mode	0.6	_	-	μο	

Note: Using the debounce function can make the transmission more stable and reduce the probability of communication failure due to interference.




Rev. 1.50 28 November 21, 2024



Power-on Reset Characteristics

Ta=25°C

Symbol	Parameter		est Conditions	Min.	Тур.	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	IVIIII.	Typ.	IVIAX.	Ullit
V _{POR}	V _{DD} Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RR _{POR}	V _{DD} Rising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t _{POR}	Minimum Time for V_{DD} Stays at V_{POR} to Ensure Power-on Reset	_	_	1	_	_	ms



System Architecture


A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of the device take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively, with the exception of branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for affordable, high-volume production for controller applications.

Clocking and Pipelining

The main system clock, derived from either an HXT, LXT, HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

Rev. 1.50 29 November 21, 2024





System Clocking and Pipelining

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



Instruction Fetching

Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a nonconsecutive Program Memory address. For the device with a Program Memory capacity in excess of 8K words, the Program Memory high byte address must be setup by selecting a certain program memory bank which is implemented using the program memory bank pointer bits, PBP1~PBP0. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

	Program Counter					
	High Byte	Low Byte (PCL)				
Ï	PBP1~PBP0, PC12~PC8	PCL7~PCL0				

Program Counter

Rev. 1.50 30 November 21, 2024




The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Program Counter Read Registers

The Program Counter Read registers are a read only register pair for reading the program counter value which indicates the current program execution address. Read the low byte register first then the high byte register. Reading the low byte register, PCRL, will read the low byte data of the current program execution address, and place the high byte data of the program counter into the 8-bit PCRH buffer. Then reading the PCRH register will read the corresponding data from the 8-bit PCRH buffer.

The following example shows how to read the current program execution address. When the current program execution address is 123H, the steps to execute the instructions are as follows:

- (1) MOV A, PCRL \rightarrow the ACC value is 23H, and the PCRH value is 01H;
 - MOV A, PCRH \rightarrow the ACC value is 01H.
- (2) LMOV A, PCRL \rightarrow the ACC value is 23H, and the PCRH value is 01H; LMOV A, PCRH \rightarrow the ACC value is 01H.



PCRL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: Program Counter Read Low byte register bit $7 \sim$ bit 0

PCRH Register

Bit	7	6	5	4	3	2	1	0
Name	_	D14	D13	D12	D11	D10	D9	D8
R/W	_	R	R	R	R	R	R	R
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6~0 **D14~D8**: Program Counter Read High byte register bit 6 ~ bit 0

Rev. 1.50 31 November 21, 2024




Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 16 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, STKPTR[3:0]. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



STKPTR Register

Bit	7	6	5	4	3	2	1	0
Name	OSF	_	_	_	D3	D2	D1	D0
R/W	R/W	_	_	_	R	R	R	R
POR	0	_	_	_	0	0	0	0

Bit 7 **OSF**: Stack overflow flag

0: No stack overflow occurred

1: Stack overflow occurred

When the stack is full and a CALL instruction is executed or when the stack is empty and a RET instruction is executed, the OSF bit will be set high. The OSF bit is cleared only by software and cannot be reset automatically by hardware.

Bit 6~4 Unimplemented, read as "0"

Bit $3\sim 0$ **D3\simD0**: Stack pointer register bit $3\sim$ bit 0

The following example shows how the Stack Pointer and Stack Overflow Flag change when program branching conditions occur.

(1) When the CALL subroutine instruction is executed 17 times continuously and the RET instruction is not executed during the period, the corresponding changes of the STKPTR[3:0] and OSF bits are as follows:

CALL Execution Times	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
STKPTR[3:0] Bit Value	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	0	1
OSF Bit Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Rev. 1.50 32 November 21, 2024



- (2) When the OSF bit is set high and not cleared, it will remain high no matter how many times the RET instruction is executed.
- (3) When the stack is empty, the RET instruction is executed 16 times continuously, the corresponding changes of the STKPTR[3:0] and OSF bits are as follows:

RET Execution Times	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
STKPTR[3:0] Bit Value	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OSF Bit Value	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

• Arithmetic operations:

ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA, LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA

Logic operations:
 AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA,
 LAND, LANDM, LOR, LORM, LXOR, LXORM, LCPL, LCPLA

• Rotation:

RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC, LRR, LRRA, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC

 Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC

· Branch decision:

JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI, LSNZ, LSZ, LSZA, LSIZ, LSIZA, LSDZ, LSDZA




Flash Program Memory

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of 32K×16 bits for the device. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer registers.



Program Memory Structure

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" instruction when the memory [m] is located in sector 0. If the memory [m] is located in other sectors except sector 0, the data can be retrieved from the program memory using the corresponding extended table read instruction "LTABRD [m]". When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

Rev. 1.50 34 November 21, 2024



The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The accompanying example shows how the table pointer and table data is defined and retrieved from the device. This example uses raw table data located in the last page which is stored there using the ORG statement. The value at this ORG statement is "1F00H" which is located in ROM Bank 3 and refers to the start address of the last page within the 32K words Program Memory. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "7F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by TBHP and TBLP if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Table Read Program Example

```
rombank 3 code3
ds .section 'data'
tempreg1 db?
                  ; temporary register #1
tempreg2 db?
                  ; temporary register #2
code0 .section 'code'
mov a,06h
                  ; initialise table pointer - note that this address is referenced
mov tblp,a
                  ; to the last page or the page that thhp pointed
mov a,7fh
                   ; initialise high table pointer
mov tbhp, a
tabrd tempreg1
                   ; transfers value in table referenced by table pointer data at program
                   ; memory address "7F06H" transferred to tempreg1 and TBLH
dec tblp
                   ; reduce value of table pointer by one
tabrd tempreg2
                   ; transfers value in table referenced by table pointer data at program
                   ; memory address "7F05H" transferred to tempreg2 and TBLH
                   ; in this example the data "1AH" is transferred to tempreg1 and data
                   ; "OFH" to tempreg2 the value "OOH" will be transferred to the high
                   ; byte register TBLH
```



```
:
code3 .section 'code'
org 1F00h ; sets initial address of last page
dc 00Ah,00Bh,00Ch,00Dh,00Eh,00Fh,01Ah,01Bh
```

In Circuit Programming - ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontroller incircuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and reinsertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD/UBUS & AVDD	Power Supply
VSS	VSS & AVSS	Ground

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

On-Chip Debug Support - OCDS

The device also provides the "On-Chip Debug" function to debug the MCU during development process. Users can use the OCDS function to emulate the device behaviors by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the

Rev. 1.50 36 November 21, 2024



OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the OCDS function for debugging, the corresponding pin functions shared with the OCDSDA and OCDSCK pins in the device will have no effect. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	MCU OCDS Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD/UBUS & AVDD	Power Supply
VSS	VSS & AVSS	Ground

In Application Programming – IAP

Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. The provision of not only an IAP function but also an additional ISP function offers users the convenience of Flash Memory multi-programming features. The convenience of the IAP function is that it can execute the updated program procedure using its internal firmware, without requiring an external Program Writer or PC. In addition, the IAP interface can also be any type of communication protocol, such as UART or USB, using I/O pins. Regarding the internal firmware, the user can select versions provided by HOLTEK or create their own. The following section illustrates the procedures regarding how to implement the IAP firmware.

Flash Memory Read/Write Size

The Flash Memory Erase and Write operations are carried out in a page format while the Read operation is carried out in a word format. The page size and write buffer size are both assigned with a capacity of 64 words. Note that the Erase operation should be executed before the Write operation is executed.

When the Flash Memory Erase/Write Function is successfully enabled, the CFWEN bit will be set high. When the CFWEN bit is set high, the data can be written into the write buffer. The FWT bit is used to initiate the write process and then indicate the write operation status. This bit is set high by application programs to initiate a write process and will be cleared by hardware if the write process is finished.

The Read operation can be carried out by executing a specific read procedure. The FRDEN bit is used to enable the read function and the FRD bit is used to initiate the read process by application programs and then indicate the read operation status. When the read process is finished, this bit will be cleared by hardware.

Operations	Format					
Erase	64 words/page					
Write	64 words/time					
Read	1 word/time					
Note: Page size=Write buffer size=64 words.						


IAP Operation Format

Rev. 1.50 37 November 21, 2024



Page	FARH	FARL[7:6]	FARL[5:0]
0	0000 0000	00	
1	0000 0000	01	
2	0000 0000	10	
3	0000 0000	11	
4	0000 0000	00	Tag Address
:	:	:	
:	:	:	
510	0111 1111	10	
511	0111 1111	11	

Page Number and Address Selection



Flash Memory IAP Read/Write Structure

Write Buffer

The write buffer is used to store the written data temporarily when executing the write operation. The Write Buffer can be filled with written data after the Flash Memory Erase/Write Function has been successfully enabled by executing the Flash Memory Erase/Write Function Enable procedure. The write buffer can be cleared by configuring the CLWB bit in the FRCR register. The CLWB bit can be set high to enable the Clear Write Buffer procedure. When the procedure is finished this bit will be cleared to zero by hardware. It is recommended that the write buffer should be cleared by setting the CLWB bit high before the write buffer is used for the first time or when the data in the write buffer is updated.

The write buffer size is 64 words corresponding to a page. The write buffer address is mapped to a specific Flash memory page specified by the memory address bits, FA14~FA6. The data written into the FD0L and FD0H registers will be loaded into the write buffer. When data is written into the high byte data register, FD0H, it will result in the data stored in the high and low byte data registers both being written into the write buffer. It will also cause the Flash memory address to be incremented by one, after which the new address will be loaded into the FARH and FARL address registers. When the Flash memory address reaches the page boundary, 111111b of a page with 64 words, the address will now not be incremented but stop at the last address of the page. At this point a new page address should be specified for any other erase/write operations.

After a write process is finished, the write buffer will automatically be cleared by hardware. Note that the write buffer should be cleared manually by the application program when the data written into the Flash memory is incorrect in the data verification step. The data should again be written into the write buffer after the write buffer has been cleared when the data is found to be incorrect during the data verification step.

Rev. 1.50 38 November 21, 2024



IAP Flash Program Memory Registers

There are two address registers, four 16-bit data registers and two control registers, which are all located in Sector 1. Read and Write operations to the Flash memory are carried out using 16-bit data operations using the address and data registers and the control register. Several registers control the overall operation of the internal Flash Program Memory. The address registers are named FARL and FARH, the data registers are named FDnL and FDnH and the control registers are named FCR and FRCR. As these registers are all located in Sector 1, can be addressed directly only using the corresponding extended instructions or can be read from or written to indirectly using the MP1H/MP1L or MP2H/MP2L Memory Pointer pairs and Indirect Addressing Register, IAR1 or IAR2.

Register				В	it			
Name	7	6	5	4	3	2	1	0
FCR	CFWEN	FMOD2	FMOD1	FMOD0	BWT	FWT	FRDEN	FRD
FRCR	D7	D6	_	D4	_	_	_	CLWB
FARL	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
FARH	_	FA14	FA13	FA12	FA11	FA10	FA9	FA8
FD0L	D7	D6	D5	D4	D3	D2	D1	D0
FD0H	D15	D14	D13	D12	D11	D10	D9	D8
FD1L	D7	D6	D5	D4	D3	D2	D1	D0
FD1H	D15	D14	D13	D12	D11	D10	D9	D8
FD2L	D7	D6	D5	D4	D3	D2	D1	D0
FD2H	D15	D14	D13	D12	D11	D10	D9	D8
FD3L	D7	D6	D5	D4	D3	D2	D1	D0
FD3H	D15	D14	D13	D12	D11	D10	D9	D8

IAP Register List

• FCR Register

Bit	7	6	5	4	3	2	1	0
Name	CFWEN	FMOD2	FMOD1	FMOD0	BWT	FWT	FRDEN	FRD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CFWEN: Flash Memory Erase/Write function enable control

0: Flash memory erase/write function is disabled

1: Flash memory erase/write function has been successfully enabled

When this bit is cleared to 0 by application program, the Flash memory erase/write function is disabled. Note that this bit cannot be set high by application programs. Writing a "1" into this bit results in no action. This bit is used to indicate the Flash memory erase/write function status. When this bit is set to 1 by hardware, it means that the Flash memory erase/write function is enabled successfully. Otherwise, the Flash memory erase/write function is disabled if the bit is zero.

Bit 6~4 FMOD2~FMOD0: Flash memory Mode selection

000: Write Mode

001: Page Erase Mode

010: Reserved

011: Read Mode

100: Reserved

101: Reserved

110: Flash memory Erase/Write function Enable Mode

111: Reserved

These bits are used to select the Flash Memory operation modes. Note that the "Flash memory Erase/Write function Enable Mode" should first be successfully enabled before the Erase or Write Flash memory operation is executed.



- Bit 3 BWT: Flash memory Erase/Write function enable procedure Trigger
 - 0: Erase/Write function enable procedure is not triggered or procedure timer times out
 - 1: Erase/Write function enable procedure is triggered and procedure timer starts to

This bit is used to activate the flash Memory Erase/Write function enable procedure and an internal timer. It is set by the application programs and then cleared by hardware when the internal timer times out. The correct patterns must be written into the FD1L/FD1H, FD2L/FD2H and FD3L/FD3H register pairs respectively as soon as possible after the BWT bit is set high.

- Bit 2 **FWT**: Flash memory write initiate control
 - 0: Do not initiate Flash memory write or indicating that a Flash memory write process has completed
 - 1: Initiate Flash memory write process

This bit is set by software and cleared by hardware when the Flash memory write process has completed.

- Bit 1 FRDEN: Flash memory read enable control
 - 0: Flash memory read disable
 - 1: Flash memory read enable

This is the Flash Memory Read Enable Bit which must be set high before any Flash memory read operations are carried out. Clearing this bit to zero will inhibit Flash memory read operations.

- Bit 0 FRD: Flash memory read initiate control
 - 0: Do not initiate Flash memory read or indicating that a Flash memory read process has completed
 - 1: Initiate Flash memory read process

This bit is set by software and cleared by hardware when the Flash memory read process has completed.

- Note: 1. The FWT, FRDEN and FRD bits cannot be set to "1" at the same time with a single instruction.
 - 2. Ensure that the f_{SUB} clock is stable before executing the erase or write operation.
 - Note that the CPU will be stopped when a read, write or erase operation is successfully activated.
 - Ensure that the read, erase or write operation is totally complete before executing other operations.

• FRCR Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	_	D4	_	_	FWERTS	CLWB
R/W	R/W	R	_	R/W	_	_	R/W	R/W
POR	0	0	_	0	_	_	0	0

- Bit 7 **D7**: Reserved bit, cannot be used and must be fixed at 0
- Bit 6 **D6**: Reserved bit
- Bit 5 Unimplemented, read as "0"
- Bit 4 **D4**: Reserved bit, cannot be used and must be fixed at 0
- Bit 3~2 Unimplemented, read as "0"
- Bit 1 **FWERTS**: Erase time and Write time selection
 - 0: Erase time is 3.2ms (t_{FER})/Write time is 2.2ms (t_{FWR})
 - 1: Erase time is 3.7ms (t_{FER})/Write time is 3.0ms (t_{FWR})

Rev. 1.50 40 November 21, 2024



Bit 0 CLWB: Flash memory Write Buffer Clear control

0: Do not initiate a Write Buffer Clear process or indicating that a Write Buffer Clear process has completed

1: Initiate Write Buffer Clear process

This bit is set by software and cleared by hardware when the Write Buffer Clear process has completed.

• FARL Register

Bit	7	6	5	4	3	2	1	0
Name	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **FA7~FA0**: Flash Memory Address bit $7 \sim$ bit 0

FARH Register

Bit	7	6	5	4	3	2	1	0
Name	_	FA14	FA13	FA12	FA11	FA10	FA9	FA8
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6~0 **FA14~FA8**: Flash Memory Address bit 14 ~ bit 8

• FD0L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: The first Flash Memory data word bit $7 \sim \text{bit } 0$

Note that data written into the low byte data register FD0L will only be stored in the FD0L register and not loaded into the lower 8-bit write buffer.

• FD0H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D15\simD8**: The first Flash Memory data word bit $15 \sim$ bit $8 \sim$

Note that when 8-bit data is written into the high byte data register FD0H, the whole 16 bits of data stored in the FD0H and FD0L registers will simultaneously be loaded into the 16-bit write buffer after which the contents of the Flash memory address register pair, FARH and FARL, will be incremented by one.

• FD1L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7\simD0**: The second Flash Memory data word bit $7 \sim$ bit 0

Rev. 1.50 41 November 21, 2024



• FD1H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim0$ **D15\simD8**: The second Flash Memory data word bit $15\sim$ bit 8

• FD2L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7\simD0**: The third Flash Memory data word bit $7 \sim$ bit 0

• FD2H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim0$ **D15\simD8**: The third Flash Memory data word bit $15\sim$ bit 8

• FD3L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim 0$ **D7~D0**: The fourth Flash Memory data word bit $7\sim$ bit 0

• FD3H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim0$ **D15\simD8**: The fourth Flash Memory data word bit $15\sim$ bit 8

Rev. 1.50 42 November 21, 2024



Flash Memory Erase/Write Flow


It is important to understand the Flash memory Erase/Write flow before the Flash memory contents are updated. Users can refer to the corresponding operation procedures when developing their IAP program to ensure that the flash memory contents are correctly updated.

Flash Memory Erase/Write Flow Descriptions

- Activate the "Flash Memory Erase/Write function enable procedure" first. When the Flash
 Memory Erase/Write function is successfully enabled, the CFWEN bit in the FCR register will
 automatically be set high by hardware. After this, Erase or Write operations can be executed on
 the Flash memory. Refer to the "Flash Memory Erase/Write Function Enable Procedure" for
 details.
- 2. Configure the Flash memory address to select the desired erase page, tag address and then erase this page.
 - For a page erase operation, set the FARL and FARH registers to specify the start address of the erase page, then write dummy data into the FD0H register to tag address. The current address will be internally incremented by one after each dummy data is written into the FD0H register. When the address reaches the page boundary, 111111b, the address will not be further incremented but stop at the last address of the page. Note that the write operation to the FD0H register is used to tag address, it must be implemented to determine which addresses to be erased.
- 3. Execute a Blank Check operation to ensure whether the page erase operation is successful or not. The "TABRD" instruction should be executed to read the Flash memory contents and to check if the contents is 0000h or not. If the Flash memory page erase operation fails, users should go back to Step 2 and execute the page erase operation again.
- 4. Write data into the specific page. Refer to the "Flash Memory Write Procedure" for details.
- 5. Execute the "TABRD" instruction to read the Flash memory contents and check if the written data is correct or not. If the data read from the Flash memory is different from the written data, it means that the page write operation has failed. The CLWB bit should be set high to clear the write buffer and then write the data into the specific page again if the write operation has failed.
- 6. Clear the CFWEN bit to disable the Flash Memory Erase/Write function enable mode if the current page Erase and Write operations are complete if no more pages need to be erased or written.

Rev. 1.50 43 November 21, 2024





Flash Memory Erase/Write Flow

Note: "*" The Flash Memory Erase/Write Function Enable procedure and Flash Memory Write procedure will be described in the following sections.

Flash Memory Erase/Write Function Enable Procedure

The Flash Memory Erase/Write Function Enable Mode is specially designed to prevent the Flash memory contents from being wrongly modified. In order to allow users to change the Flash memory data using the IAP control registers, users must first enable the Flash Memory Erase/Write function.

Flash Memory Erase/Write Function Enable Procedure Description


- 1. Write data "110" to the FMOD[2:0] bits in the FCR register to select the Flash Memory Erase/Write Function Enable Mode.
- 2. Set the BWT bit in the FCR register to "1" to activate the Flash Memory Erase/Write Function. This will also activate an internal timer.

Rev. 1.50 44 November 21, 2024



- 3. Write the correct data pattern into the Flash data registers, FD1L~FD3L and FD1H~FD3H, as soon as possible after the BWT bit is set high. The enable Flash memory erase/write function data pattern is 00H, 0DH, C3H, 04H, 09H and 40H corresponding to the FD1L~FD3L and FD1H~FD3H registers respectively.
- 4. Once the timer has timed out, the BWT bit will automatically be cleared to 0 by hardware regardless of the input data pattern.
- 5. If the written data pattern is incorrect, the Flash memory erase/write function will not be enabled successfully and the above steps should be repeated. If the written data pattern is correct, the Flash memory erase/write function will be enabled successfully.
- 6. Once the Flash memory erase/write function is enabled, the Flash memory contents can be updated by executing the page erase and write operations using the IAP control registers.

To disable the Flash memory erase/write function, the CFWEN bit in the FCR register can be cleared. There is no need to execute the above procedure.



Flash Memory Erase/Write Function Enable Procedure

Rev. 1.50 45 November 21, 2024



Flash Memory Write Procedure

After the Flash memory erase/write function has been successfully enabled as the CFWEN bit is set high, the data to be written into the Flash memory can be loaded into the write buffer. The selected Flash memory page data should be erased by properly configuring the IAP control registers before the data write procedure is executed.

The write buffer size is 64 words, known as a page, whose address is mapped to a specific Flash memory page specified by the memory address bits, FA14~FA6. It is important to ensure that the page where the write buffer data is located is the same one which the memory address bits, FA14~FA6, specify.


Flash Memory Consecutive Write Description

The maximum amount of write data is 64 words for each write operation. The write buffer address will be automatically incremented by one when consecutive write operations are executed. The start address of a specific page should first be written into the FARL and FARH registers. Then the data word should be written into the FD0L register and then the FD0H register. At the same time the write buffer address will be incremented by one and then the next data word can be written into the FD0L and FD0H registers for the next address without modifying the address register pair, FARH and FARL. When the write buffer address reaches the page boundary the address will not be further incremented but will stop at the last address of the page.

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operations if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.
 - Go to step 2 if the erase operation is not successful.
 - Go to step 4 if the erase operation is successful.
- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired start address in the FARH and FARL registers. Write the desired data words consecutively into the FD0L and FD0H registers within a page as specified by their consecutive addresses. The maximum written data number is 64 words.
- 6. Set the FWT bit high to write the data words from the write buffer to the Flash memory. Wait until the FWT bit goes low.
- 7. Verify the data using the table read instruction to ensure that the write operation has successfully completed.
 - If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.
 - Go to step 8 if the write operation is successful.
- 8. Clear the CFWEN bit low to disable the Flash memory erase/write function.

Rev. 1.50 46 November 21, 2024





Flash Memory Consecutive Write Procedure

Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease.

2. It will take certain time for the FWT bit state changing from high to low in the erase or write operation, which can be selected by the FWERTS bit in the FRCR register.



Flash Memory Non-consecutive Write Description


The main difference between Flash Memory Consecutive and Non-consecutive Write operations is whether the data words to be written are located in consecutive addresses or not. If the data to be written is not located in consecutive addresses the desired address should be re-assigned after a data word is successfully written into the Flash Memory.

A two data word non-consecutive write operation is taken as an example here and described as follows:

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operation if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.
 - Go to step 2 if the erase operation is not successful.
 - Go to step 4 if the erase operation is successful.
- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired address ADDR1 in the FARH and FARL registers. Write the desired data word DATA1 first into the FD0L register and then into the FD0H register.
- 6. Set the FWT bit high to transfer the data word from the write buffer to the Flash memory. Wait until the FWT bit goes low.
- 7. Verify the data using the table read instruction to ensure that the write operation has successfully completed.
 - If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.
 - Go to step 8 if the write operation is successful.
- 8. Setup the desired address ADDR2 in the FARH and FARL registers. Write the desired data word DATA2 first into the FD0L register and then into the FD0H register.
- 9. Set the FWT bit high to transfer the data word from the write buffer to the Flash memory. Wait until the FWT bit goes low.
- 10. Verify the data using the table read instruction to ensure that the write operation has successfully completed.
 - If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 8.
 - Go to step 11 if the write operation is successful.
- 11. Clear the CFWEN bit low to disable the Flash memory erase/write function.

Rev. 1.50 48 November 21, 2024





Flash Memory Non-consecutive Write Procedure

Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease.

2. It will take certain time for the FWT bit state changing from high to low in the erase or write operation, which can be selected by the FWERTS bit in the FRCR register.



Important Points to Note for Flash Memory Write Operations


- 1. The "Flash Memory Erase/Write Function Enable Procedure" must be successfully activated before the Flash Memory erase/write operation is executed.
- 2. The Flash Memory erase operation is executed to erase a whole page.
- 3. The whole write buffer data will be written into the flash memory in a page format. The corresponding address cannot exceed the page boundary.
- 4. Bit 7 ~ Bit 2 in the FRCR register must remain at "0" to avoid unpredictable errors during the IAP supported operations.
- 5. After the data is written into the flash memory the flash memory contents must be read out using the table read instruction, TABRD, and checked if it is correct or not. If the data written into the flash memory is incorrect, the write buffer should be cleared by setting the CLWB bit high and then writing the data again into the write buffer. Then activate a write operation on the same flash memory page without erasing it. The data check, buffer clear and data re-write steps should be repeatedly executed until the data written into the flash memory is correct.
- 6. The system frequency should be setup to the maximum application frequency when data write and data check operations are executed using the IAP function.

Flash Memory Read Procedure

To activate the Flash Memory Read procedure, the FMOD field should be set to "011" to select the Flash memory read mode and the FRDEN bit should be set high to enable the read function. The desired Flash memory address should be written into the FARH and FARL registers and then the FRD bit should be set high. After this the Flash memory read operation will be activated. The data stored in the specified address can be read from the data registers, FD0H and FD0L, when the FRD bit goes low. There is no need to first activate the Flash Memory Erase/Write Function Enable Procedure before the Flash memory read operation is executed.

Rev. 1.50 50 November 21, 2024





Note: 1. When the read operation is successfully activated, all CPU operations will temporarily cease.

2. It will take a typical time of three instruction cycles for the FRD bit state changing from high to low.




In System Programming - ISP

As an additional convenience, Holtek has provided a means of programming the microcontroller in-system using a two-line USB interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the microcontroller device.

The Program Memory can be programmed serially in-system using the USB interface, namely using the UDN and UDP pins. The power is supplied by the UBUS pin. The technical details regarding the in-system programming are beyond the scope of this document and will be supplied in supplementary literature. The Flash Program Memory Read/Write function is implemented using a series of registers.

ISP Bootloader

An ISP Bootloader function is provided to upgrade the software in the Flash memory. The user can utilise either the ISP Bootloader application software provided by the Holtek IDE tools or to create their own Bootloader software. When the Holtek Bootloader software is selected note that it will occupy an area of 0.5K capacity area in the Flash memory. The accompanying diagram illustrates the Flash memory structure including the Holtek Bootloader software.



Flash Program Memory Structure including Bootloader

Rev. 1.50 52 November 21, 2024



Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorized into two types, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control

The device also provides a dedicated memory area for the LCD display data storage. In this chapter, only the General Purpose Data Memory and the Special Function Register Data Memory are introduced. More information about the LCD Display Data Memory can be obtained in the LCD Driver chapter.


Structure

The Data Memory is subdivided into several sectors, all of which are implemented in 8-bit wide RAM. Each of the Data Memory Sector is categorised into two types, the special Purpose Data Memory and the General Purpose Data Memory. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH. The LCD Display Data Memory is located from 00H to 23H in Sector 4.

Switching between the different Data Memory sectors is achieved by properly setting the Memory Pointers to correct value if using the indirect addressing method.

Special Purpose Data Memory				Display Memory
Located Sectors	Capacity	Sector: Address	Capacity	Sector: Address
0, 1	2048×8	0: 80H~FFH 1: 80H~FFH : 15: 80H~FFH	36×8	4: 00H~23H

Data Memory Summary



Rev. 1.50 53 November 21, 2024



Data Memory Addressing

For this device that supports the extended instructions, there is no Bank Pointer for Data Memory Sectors selection. The Bank Pointer, PBP, is only available for Program Memory. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the extended instruction which can address all available data memory space. For the accessed data memory which is located in any data memory sector except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 12 valid bits for this device, the high byte indicates a sector and the low byte indicates a specific address.

General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

Rev. 1.50 54 November 21, 2024



	Sector 0	Sector 1		Sector 0	Sector 1
00H	IAR0	PD	40H	EEAL	EEC
01H	MP0	PDC	41H	EEAH	STKPTR
02H	IAR1	PDPU	42H	EED	IECC
03H	MP1L	PE	43H	OPSW	PCRL
04H	MP1H	PEC	44H	ASWAI0	PCRH
05H	ACC	PEPU	45H	ASWAI1	CRCCR
06H	PCL	PF	46H	ASWAI2	CRCIN
07H	TBLP	PFC	47H	ASWAI3	CRCDL
08H	TBLH	PFPU	48H	ASWAI4	CRCDH
09H	TBHP	PG	49H	ASWAI5	
0AH	STATUS	PGC	4AH	ASWAI6	
0BH	PBP	PGPU	4BH	ASWAI7	
0CH 0DH	IAR2 MP2L	PH PHC	4CH 4DH		
0EH	MP2H	PHPU	4EH	<u> </u>	
0FH	RSTFC	FIIFO	4FH		
10H	SCC	FCR	50H	ATMC0	STMC0
11H	HIRCC	FRCR	51H	ATMC0	STMC0
12H	HXTC	FARL	52H	ATMDL	STMDL
13H	LXTC	FARH	53H	ATMDH	STMDH
14H	PA	FD0L	54H	ATMAL	STMAL
15H	PAC	FD0H	55H	ATMAH	STMAH
16H	PAPU	FD1L	56H	ATMBL	STMRP
17H	PAWU	FD1H	57H	ATMBH	PTM0C0
18H	RSTC	FD2L	58H	ATMRP	PTM0C1
19H	LVRC	FD2H	59H	MDUWR0	PTM0DL
1AH	TLVRC	FD3L	5AH	MDUWR1	PTM0DH
1BH	MFI0	FD3H	5BH	MDUWR2	PTM0AL
1CH	MFI1		5CH	MDUWR3	PTM0AH
1DH	MFI2		5DH	MDUWR4	PTM0RPL
1EH			5EH	MDUWR5	PTM0RPH
1FH	WDTC		5FH	MDUWCTRL	PTM1C0
20H	INTEG	SIM0C0	60H	SYSC	PTM1C1
21H	INTC0	SIM0C1/U0UCR1	61H	USB_STAT	PTM1DL
22H	INTC1	SIM0D/U0TXR_RXR	62H	UINT	PTM1DH
23H	INTC2	SIM0A/SIM0C2/U0UCR2	63H	USC	PTM1AL
24H	INTC3	U0UCR3	64H	UESR	PTM1AH
25H	PB	SIM0TOC/U0BRG	65H	UCC	PTM1RPL
26H	PBC	U0USR	66H	AWR	PTM1RPH
27H	PBPU	SIM1C0	67H	STL	IFS
28H	PC	SIM1C1/U1UCR1	68H	SIES	PAS0
29H	PCC	SIM1D/U1TXR_RXR	69H	MISC	PAS1
2AH 2BH	PCPU	SIM1A/SIM1C2/U1UCR2	6AH 6BH	SETIO	PBS0
2CH	PSCR	U1UCR3	6CH	FIFO3 FIFO2	PBS1
2DH	TB0C TB1C	SIM1TOC/U1BRG U1USR	6DH	FIFO2 FIFO1	PCS0 PCS1
2EH	IBIC	SPIC0	6EH	FIFO0	PDS0
2FH		SPIC1	6FH	FRNUM0	PDS1
30H	IREFC	SPID	70H	FRNUM1	PES0
31H	PVREF	OI IB	71H	PLLC	PES1
32H	OPA1C	-	72H	LCDC0	PFS0
33H	OPA2C		73H	LCDC2	PFS1
34H	GSC	_	74H		PGS0
35H	AFEDAC		75H		PGS1
36H	AFEDA1L		76H		PHS0
37H	AFEDA1H		77H		
38H	AFEDA2L		78H		COMS
39H	AFEDA2H		79H		PMPS
3AH	SADC0		7AH		
3BH	SADC1		7BH		
3CH	SADC2		7CH		
3DH	SADOL		7DH		
3EH	SADOH		7EH		
3FH			7FH	ORMC	
	: Unused, read a	as 00H		Reserved, canno	of be changed
		· · · · · · · · · · · · · · · · · · ·			9

Special Purpose Data Memory Structure



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional sections, however several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will return a result of "00H" and writing to the registers will result in no operation.

Memory Pointers - MP0, MP1L/MP1H, MP2L/MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L and MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontrollers is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all data sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all data sectors using the extended instruction which can address all available data memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example

Example 1

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db?
code .section at 0 code
org 00h
start:
     mov a,04h
                              ; setup size of block
     mov block, a
                              ; Accumulator loaded with first RAM address
     mov a, offset adres1
     mov mp0,a
                              ; setup memory pointer with first RAM address
     clr IAR0
                              ; clear the data at address defined by MPO
     inc mp0
                              ; increment memory pointer
     sdz block
                              ; check if last memory location has been cleared
```

Rev. 1.50 56 November 21, 2024



```
jmp loop
continue:
Example 2
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db?
code .section at 0 'code'
org 00h
start:
    mov a,04h
                          ; setup size of block
    mov block,a
    mov a,01h
                           ; setup the memory sector
    mov mp1h,a
    mov a,offset adres1 ; Accumulator loaded with first RAM address
    mov mp11,a
                           ; setup memory pointer with first RAM address
loop:
    clr IAR1
                          ; clear the data at address defined by MP1L
    inc mp11
                          ; increment memory pointer MP1L
    sdz block
                           ; check if last memory location has been cleared
    jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific RAM addresses.

Direct Addressing Program Example using extended instructions

```
data .section 'data'
temp db ?
code .section at 0 code
org 00h
start:
    lmov a,[m]
                          ; move [m] data to acc
    lsub a, [m+1]
                          ; compare [m] and [m+1] data
    snz c
                           ; [m]>[m+1]?
    jmp continue
                           ; no
    lmov a,[m]
                           ; yes, exchange [m] and [m+1] data
    mov temp,a
    lmov a, [m+1]
    lmov [m],a
    mov a, temp
    lmov [m+1], a
continue:
```

Note: Here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

Program Memory Bank Pointer - PBP

For the device the Program Memory is divided into several banks. Selecting the required Program Memory area is achieved using the Program Memory Bank Pointer, PBP. The PBP register should be properly configured before the device executes the "Branch" operation using the "JMP" or "CALL" instruction. After that a jump to a non-consecutive Program Memory address which is located in a certain bank selected by the program memory bank pointer bits will occur.



PBP Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	PBP1	PBP0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1\sim 0$ **PBP1\simPBP0**: Program Memory Bank Point bit $1\sim$ bit $0\sim 1$

00: Bank 0 01: Bank 1 10: Bank 2 11: Bank 3

Accumulator - ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location; however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. The TBLP and TBHP registers are the table pointer pair and indicates the location where the table data is located. Their value must be setup before any table read instructions are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Option Memory Mapping Register – ORMC

The ORMC register is used to enable Option Memory Mapping function. The Option Memory capacity is 64 words. When a specific pattern of 55H and AAH is consecutively written into this register, the Option Memory Mapping function will be enabled and then the Option Memory code can be read by using the table read instruction. The Option Memory addresses $00H\sim3FH$ will be mapped to Program Memory last page addresses $C0H\simFFH$.

To successfully enable the Option Memory Mapping function, the specific pattern of 55H and AAH must be written into the ORMC register in two consecutive instruction cycles. It is therefore recommended that the global interrupt bit EMI should first be cleared before writing the specific

Rev. 1.50 58 November 21, 2024



pattern, and then set high again at a proper time according to users' requirements after the pattern is successfully written. An internal timer will be activated when the pattern is successfully written. The mapping operation will be automatically finished after a period of 4×t_{LIRC}. Therefore, users should read the data in time, otherwise the Option Memory Mapping function needs to be restarted. After the completion of each consecutive write operation to the ORMC register, the timer will recount.

When the table read instructions are used to read the Option Memory code, only "TABRD [m]" instruction can be used. However, care must be taken if the "TABRD [m]" instruction is used, the table pointer defined by the TBHP register must be referenced to the last page. Refer to corresponding sections about the table read instruction for more details.

ORMC Register

Bit	7	6	5	4	3	2	1	0
Name	ORMC7	ORMC6	ORMC5	ORMC4	ORMC3	ORMC2	ORMC1	ORMC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **ORMC7~ORMC0**: Option Memory Mapping specific pattern When a specific pattern of 55H and AAH is written into this register, the Option Memory Mapping function will be enabled. Note that the register content will be cleared after the MCU is woken up from the IDLE/SLEEP mode.

Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), SC flag, CZ flag, power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontrollers.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- \bullet Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

Rev. 1.50 59 November 21, 2024



• CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	SC	CZ	TO	PDF	OV	Z	AC	С
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W
POR	Х	х	0	0	х	Х	Х	Х

"x": unknown

- Bit 7 SC: The result of the "XOR" operation which is performed by the OV flag and the MSB of the instruction operation result
- Bit 6 CZ: The operational result of different flags for different instructions
 For SUB/SUBM/LSUB/LSUBM instructions, the CZ flag is equal to the Z flag.
 For SBC/ SBCM/ LSBC/ LSBCM instructions, the CZ flag is the "AND" operation result which is performed by the previous operation CZ flag and current operation zero flag. For other instructions, the CZ flag will not be affected.
- Bit 5 **TO**: Watchdog Time-out flag
 - 0: After power up or executing the "CLR WDT" or "HALT" instruction
 - 1: A watchdog time-out occurred
- Bit 4 **PDF**: Power down flag
 - 0: After power up or executing the "CLR WDT" instruction
 - 1: By executing the "HALT" instruction
- Bit 3 **OV**: Overflow flag
 - 0: No overflow
 - 1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa
- Bit 2 **Z**: Zero flag
 - 0: The result of an arithmetic or logical operation is not zero
 - 1: The result of an arithmetic or logical operation is zero
- Bit 1 AC: Auxiliary flag
 - 0: No auxiliary carry
 - 1: An operation results in a carry out of the low nibbles, in addition, or no borrow from the high nibble into the low nibble in subtraction
- Bit 0 C: Carry flag
 - 0: No carry-out
 - 1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.

Rev. 1.50 60 November 21, 2024



EEPROM Data Memory

The device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 2048×8 bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and write operations to the EEPROM are carried out in either the byte mode or page mode determined by the mode selection bit, MODE, in the control register, EEC.

EEPROM Registers

Four registers control the overall operation of the internal EEPROM Data Memory. These are the address registers, EEAL and EEAH, the data register, EED and a single control register, EEC. As the EEAL, EEAH and EED registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register, however, being located in Sector 1, can only be read from or written to indirectly using the MP1H/MP1L or MP2H/MP2L Memory Pointer pair and Indirect Addressing Register, IAR1 or IAR2. Because the EEC control register is located at address 40H in Sector 1, the Memory Pointer low byte register, MP1L or MP2L, must first be set to the value 40H and the Memory Pointer high byte register, MP1H or MP2H, set to the value, 01H, before any operations on the EEC register are executed.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
EEAL	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0		
EEAH	_	_	_	_	_	EEAH2	EEAH1	EEAH0		
EED	D7	D6	D5	D4	D3	D2	D1	D0		
EEC	EWERTS	EREN	ER	MODE	WREN	WR	RDEN	RD		

EEPROM Register List

• EEAL Register

Bit	7	6	5	4	3	2	1	0
Name	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **EEAL7~EEAL0**: Data EEPROM address low byte register bit 7 ~ bit 0 Data EEPROM address bit 7 ~ bit 0

Rev. 1.50 61 November 21, 2024



• EEAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	EEAH2	EEAH1	EEAH0
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit $2\sim 0$ **EEAH2~EEAH0**: Data EEPROM address high byte register bit $2\sim$ bit 0

Data EEPROM address bit 10 ~ bit 8

EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: Data EEPROM data bit $7 \sim$ bit 0

• EEC Register

Bit	7	6	5	4	3	2	1	0
Name	EWERTS	EREN	ER	MODE	WREN	WR	RDEN	RD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **EWERTS**: Data EEPROM Erase time and Write time selection

0: Erase time is 3.2ms (t_{EEER})/Write time is 2.2ms (t_{EEWR})

1: Erase time is 3.7ms (teer)/Write time is 3.0ms (teewr)

Bit 6 EREN: Data EEPROM erase enable

0: Disable

1: Enable

This bit is used to enable Data EEPROM erase function and must be set high before Data EEPROM erase operations are carried out. This bit will be automatically reset to zero by hardware after the erase cycle has finished. Clearing this bit to zero will inhibit data EEPROM erase operations.

Bit 5 ER: Data EEPROM erase control

0: Erase cycle has finished

1: Activate an erase cycle

This is the Data EEPROM Erase Control Bit. When this bit is set high by the application program, an erase cycle will be activated. This bit will be automatically reset to zero by hardware after the erase cycle has finished. Setting this bit high will have no effect if the EREN has not first been set high.

Bit 4 MODE: Data EEPROM operation mode selection

0: Byte operation mode

1: Page operation mode

This is the EEPROM operation mode selection bit. When the bit is set high by the application program, the Page write, erase or read function will be selected. Otherwise, the byte write or read function will be selected. The EEPROM page buffer size is 16 bytes.

Bit 3 WREN: Data EEPROM write enable

0: Disable

1: Enable

This is the Data EEPROM Write Enable Bit, which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations. Note that the WREN bit will automatically be cleared to zero after the write operation is finished.

Rev. 1.50 62 November 21, 2024



Bit 2 WR: Data EEPROM write control

0: Write cycle has finished 1: Activate a write cycle

This is the Data EEPROM Write Control Bit. When this bit is set high by the application program, a write cycle will be activated. This bit will be automatically reset to zero by hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 RDEN: Data EEPROM read enable

0: Disable 1: Enable

This is the Data EEPROM Read Enable Bit, which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 RD: Data EEPROM read control

0: Read cycle has finished1: Activate a read cycle

This is the Data EEPROM Read Control Bit. When this bit is set high by the application program, a read cycle will be activated. This bit will be automatically reset to zero by hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: 1. The EREN, ER, WREN, WR, RDEN and RD cannot be set to "1" at the same time in one instruction. The WR and RD cannot be set to "1" at the same time.

- 2. Ensure that the f_{SUB} clock is stable before executing the erase or write operation.
- 3. Ensure that the erase or write operation is totally complete before changing the contents of the EEPROM related registers or activating the IAP function.

Read Operation from the EEPROM

Reading data from the EEPROM can be implemented by two modes for this device, byte read mode or page read mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

Byte Read Mode

The EEPROM byte read operation can be executed when the mode selection bit, MODE, is cleared to zero. For a byte read operation the desired EEPROM address should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM byte read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the read cycle terminates, the RD bit will automatically be cleared to zero and the EEPROM data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Page Read Mode

The EEPROM page read operation can be executed when the mode selection bit, MODE, is set high. The page size can be up to 16 bytes for the page read operation. For a page read operation the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM page read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the current byte read cycle terminates, the RD bit will automatically be cleared to zero indicating that the EEPROM data can be read from the EED register and then the current address will be incremented by one by hardware. The data which is stored in the next EEPROM address can continuously be read when



the RD bit is again set high without reconfiguring the EEPROM address and RDEN control bit. The application program can poll the RD bit to determine when the data is valid for reading.

The EEPROM address higher 7 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page read operation mode the lower 4-bit address value will automatically be incremented by one. However, the higher 7-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".

Page Erase Operation to the EEPROM

The EEPROM page erase operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page erase. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM erase enable control bit, namely EREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the EREN bit is changed from "0" to "1", the internal page buffer will not be cleared. The EEPROM address higher 7 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page erase operation mode the lower 4-bit address value will automatically be incremented by one after each dummy data byte is written into the EED register. However, the higher 7-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".

For page erase operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers, then the dummy data to be written should be placed in the EED register. The maximum data length for a page is 16 bytes. Note that the write operation to the EED register is used to tag address, it must be implemented to determine which addresses to be erased. When the page dummy data is completely written, then the EREN bit in the EEC register should be set high to enable erase operations and the ER bit must be immediately set high to initiate the EEPROM erase process. These two instructions must be executed in two consecutive instruction cycles to activate an erase operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing an erase operation and then set again after a valid erase activation procedure has completed.

Note: The above steps must be executed sequentially to successfully complete the page erase operation, refer to the corresponding programming example.

As the EEPROM erase cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been erased from the EEPROM. Detecting when the erase cycle has finished can be implemented either by polling the ER bit in the EEC register or by using the EEPROM interrupt. When the erase cycle terminates, the ER bit will be automatically cleared to zero by the microcontroller, informing the user that the page data has been erased. The application program can therefore poll the ER bit to determine when the erase cycle has ended. After the erase operation is finished, the EREN bit will be cleared to zero by hardware. The Data EEPROM erased page content will all be zero after a page erase operation.

Write Operation to the EEPROM

Writing data to the EEPROM can be implemented by two modes for this device, byte write mode or page write mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

Rev. 1.50 64 November 21, 2024



Byte Write Mode

The EEPROM byte write operation can be executed when the mode selection bit, MODE, is cleared to zero. For byte write operations the desired EEPROM address should first be placed in the EEAH and EEAL registers, then the data to be written should be placed in the EED register. To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

Note: The above steps must be executed sequentially to successfully complete the byte write operation, refer to the corresponding programming example.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be cleared to zero by hardware. Note that a byte erase operation will automatically be executed before a byte write operation is successfully activated.

Page Write Mode

Before a page write operation is executed, it is important to ensure that a relevant page erase operation has been successfully executed. The EEPROM page write operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page write. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM write enable control bit, namely WREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the WREN bit is changed from "0" to "1", the internal page buffer will not be cleared. A page write is initiated in the same way as a byte write initiation except that the EEPROM data can be written up to 16 bytes. The EEPROM address higher 7 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page write operation mode the lower 4-bit address value will automatically be incremented by one after each data byte is written into the EED register. However, the higher 7-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over". At this point any data write operations to the EED register will be invalid.

For page write operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers, then the data to be written should be placed in the EED register. The maximum data length for a page is 16 bytes. Note that when a data byte is written into the EED register, then the data in the EED register will be loaded into the internal page buffer and the current address value will automatically be incremented by one. When the page data is completely written into the page buffer, then the WREN bit in the EEC register should be set high to enable write operations and the WR bit must be immediately set high to initiate the EEPROM write process. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure



has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

Note: The above steps must be executed sequentially to successfully complete the page write operation, refer to the corresponding programming example.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be cleared to zero by hardware.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM erase or write interrupt is generated when an EEPROM erase or write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However as the EEPROM is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM erase or write cycle ends, the DEF request flag and its associated multi-function interrupt request flag will both be set. If the global, EEPROM and Multi-function interrupts are enabled and the stack is not full, a jump to the associated Multi-function Interrupt vector will take place. When the interrupt is serviced only the Multi-function interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program. More details can be obtained in the Interrupts section.

Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. When erasing data the ER bit must be set high immediately after the EREN bit has been set high, to ensure the erase cycle executes correctly. The global interrupt bit EMI should also be cleared before a write or erase cycle is executed and then set again after a valid write or erase activation procedure has completed. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read, erase or write operation is totally complete. Otherwise, the EEPROM read, erase or write operation will fail.

Rev. 1.50 66 November 21, 2024



Programming Examples

Reading a Data Byte from the EEPROM - polling method

```
MOV A, 040H
                       ; setup memory pointer low byte MP1L
MOV MP1L, A
                      ; MP1 points to EEC register
MOV A, 01H
                       ; setup memory pointer high byte MP1H
MOV MP1H, A
CLR IAR1.4
                      ; clear MODE bit, select byte operation mode
MOV A, EEPROM ADRES H ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L ; user defined low byte address
MOV EEAL, A
SET IAR1.1
                       ; set RDEN bit, enable read operations
SET IAR1.0
                      ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                ; check for read cycle end
JMP BACK
CLR IAR1
                      ; disable EEPROM read function
CLR MP1H
MOV A, EED
                      ; move read data to register
MOV READ DATA, A
```

Reading a Data Page from the EEPROM - polling method

```
; setup memory pointer low byte MP1L
MOV A, 040H
MOV MP1L, A
                      ; MP1 points to EEC register
MOV A, 01H
                       ; setup memory pointer high byte MP1H
MOV MP1H, A
                       ; set MODE bit, select page operation mode
SET IAR1.4
MOV A, EEPROM ADRES H ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L ; user defined low byte address
MOV EEAL, A
                ; set RDEN bit, enable read operations
SET IAR1.1
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL READ
CALL READ
JMP PAGE READ FINISH
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
READ:
SET IAR1.0
                      ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                      ; check for read cycle end
JMP BACK
MOV A, EED
                      ; move read data to register
MOV READ DATA, A
RET
PAGE READ FINISH:
CLR IAR1
                       ; disable EEPROM read function
CLR MP1H
```



Erasing a Data Page to the EEPROM - polling method

```
MOV A, 040H
                        ; setup memory pointer low byte MP1L
                       ; MP1 points to EEC register
MOV MP1L, A
MOV A, 01H
                       ; setup memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4
                        ; set MODE bit, select page operation mode
MOV A, EEPROM ADRES H
                      ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM_ADRES_L \,\, ; user defined low byte address
MOV EEAL, A
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL WRITE BUF
CALL WRITE BUF
JMP Erase START
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
MOV A, EEPROM DATA
                      ; user defined data, erase mode don't care data value
MOV EED, A
RET
Erase START:
CLR EMI
SET IAR1.6
                        ; set EREN bit, enable erase operations
SET IAR1.5
                        ; start Erase Cycle - set ER bit - executed immediately
                        ; after setting EREN bit
SET EMI
BACK:
SZ IAR1.5
                       ; check for erase cycle end
JMP BACK
CLR MP1H
```

Writing a Data Byte to the EEPROM - polling method

```
MOV A, 040H
                      ; setup memory pointer low byte MP1L
MOV MP1L, A
                      ; MP1 points to EEC register
MOV A, 01H
                       ; setup memory pointer high byte MP1H
MOV MP1H, A
CLR IAR1.4
                      ; clear MODE bit, select byte operation mode
MOV A, EEPROM ADRES H ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L ; user defined low byte address
MOV EEAL, A
MOV A, EEPROM_DATA
                     ; user defined data
MOV EED, A
CLR EMI
                      ; set WREN bit, enable write operations
SET IAR1.3
SET IAR1.2
                        ; start Write Cycle - set WR bit - executed immediately
                        ; after setting WREN bit
SET EMI
BACK:
SZ IAR1.2
                      ; check for write cycle end
JMP BACK
CLR MP1H
```



Writing a Data Page to the EEPROM - polling method

```
; setup memory pointer low byte MP1L
; MP1 points to EEC register
; setup memory pointer high byte MP1H
MOV A, 040H
MOV MP1L, A
MOV A, 01H
MOV MP1H, A
SET IAR1.4 ; set MODE bit, select page operation mode MOV A, EEPROM_ADRES_H ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM_ADRES_L ; user defined low byte address
MOV EEAL, A
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL WRITE BUF
CALL WRITE BUF
JMP WRITE START
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
WRITE BUF:
MOV A, EEPROM DATA ; user defined data
MOV EED, A
RET
WRITE START:
CLR EMI
SET IAR1.3
                          ; set WREN bit, enable write operations
                          ; start Write Cycle - set WR bit - executed immediately
SET IAR1.2
                           ; after setting WREN bit
SET EMI
BACK:
SZ IAR1.2
                          ; check for write cycle end
JMP BACK
CLR MP1H
```



Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through the application program by using some control registers.

Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillators requiring some external components as well as fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

For USB applications, the HXT pins must be connected to a 6MHz or 12MHz crystal if the HXT oscillator is selected to be used.

Туре	Name	Frequency	Pins	
External High Speed Crystal	HXT	6MHz or 12MHz	OSC1/OSC2	
Internal High Speed RC	HIRC	12MHz	_	
External Low Speed Crystal	LXT	32.768kHz	XT1/XT2	
Internal Low Speed RC	LIRC	32kHz	_	

Oscillator Types


System Clock Configurations

There are several oscillator sources, two high speed oscillators and two low speed oscillators. The high speed system clocks are sourced from the external crystal/ceramic oscillator, HXT, and the internal 12MHz RC oscillator, HIRC. The low speed oscillators are the external 32.768kHz crystal oscillator, LXT, and the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and as the system clock can be dynamically selected.

The actual source clock used for the low speed oscillators is chosen via the FSS bit in the SCC register while for the high speed oscillator the source clock is selected by the FHS bit in the SCC register. The frequency of the slow speed or high speed system clock is also determined using the CKS2~CKS0 bits in the SCC register. In addition, the internal PLL frequency generator can be enabled by a software control bit to generate various frequencies for the USB interface and system clock.

Rev. 1.50 70 November 21, 2024





System Clock Configurations

Internal PLL Frequency Generator

The internal PLL frequency generator is used to generate the frequency for the USB interface and the system clock. This PLL generator can be enabled or disabled by the PLL control bit PLLEN in the PLLC register. After a power on reset, the PLL control bit will be set to 1 to turn on the PLL generator. The PLL generator will provide a fixed 48MHz frequency for the USB operating frequency and another frequency for the system clock source which can be 6MHz, 12MHz or 16MHz. The selection of this system frequency is implemented using the PLLEN and PLLOS2~PLLOS0 bits in the PLLC register.

The following table illustrates the high frequency system clock f_H selected by the related control bits.

PLLEN	PLLOS2	PLLOS1	PLLOS0	f _H
0	х	x	х	$f_{\mbox{\scriptsize HOSC}}$ – HXT or HIRC, depending on the FHS bit in the SCC register.
1	0	x	х	$f_{\mbox{\scriptsize HOSC}}$ – HXT or HIRC, depending on the FHS bit in the SCC register.
1	1	0	0	f _{PLL} =6MHz
1	1	0	1	f _{PLL} =12MHz
1	1	1	0	f _{PLL} =16MHz
1	1	1	1	Reserved

"x": don't care

PLLC Register

Bit	7	6	5	4	3	2	1	0
Name	D7	_	PLLIS	PLLOS2	PLLOS1	PLLOS0	PLLF	PLLEN
R/W	R/W	_	R/W	R/W	R/W	R/W	R	R/W
POR	0	_	0	0	0	0	0	1

Bit 7 **D7**: Reserved bit, cannot be used and must be fixed at 0

Bit 6 Unimplemented, read as "0"

Bit 5 PLL input clock source selection

0: 12MHz clock 1: 6MHz clock

Rev. 1.50 71 November 21, 2024



If FHS=1, when a 12MHz crystal or resonator is used, the HXT frequency is divided by 2 and then multiplied by 8 using the internal PLL circuit, when a 6MHz crystal or resonator is used, the HXT frequency is directly multiplied by 8 using the internal PLL circuit

If FHS=0, the 12MHz HIRC is selected, this bit will be automatically cleared to zero by hardware.

Bit 4~2 PLLOS2~PLLOS0: fHOSC or f_{PLL} for f_H clock source selection

 $0xx: f_{HOSC}$

100: f_{PLL}=6MHz 101: f_{PLL}=12MHz 110: f_{PLL}=16MHz 111: Reserved

Bit 1 PLLF: PLL clock stable flag

0: Unstable 1: Stable

This bit is used to indicate whether the PLL clock is stable or not. When the PLLEN bit is set to 1 to enable the PLL clock, the PLLF bit will first be cleared to 0 and then set to 1 after the PLL clock is stable.

Bit 0 **PLLEN**: PLL enable control


0: Disable 1: Enable

External Crystal/Ceramic Oscillator - HXT

The External Crystal/Ceramic System Oscillator is one of the high frequency oscillator choices, which is selected via a software control bit, FHS. For most crystal oscillator configurations, the simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation, without requiring external capacitors. However, for some crystal types and frequencies, to ensure oscillation, it may be necessary to add two small value capacitors, C1 and C2. Using a ceramic resonator will usually require two small value capacitors, C1 and C2, to be connected as shown for oscillation to occur. The values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification.

For USB applications, the HXT pins must be connected to a 6MHz or 12MHz crystal if the HXT oscillator is selected to be used.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.



Note: 1. R_P is normally not required. C1 and C2 are required.
 2. Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF.

Crystal/Resonator Oscillator - HXT

Rev. 1.50 72 November 21, 2024



Crysta	Crystal Oscillator C1 and C2 Values								
Crystal Frequency	C1	C2							
16MHz	0pF	0pF							
12MHz	0pF	0pF							
8MHz	0pF	0pF							
6MHz	0pF	0pF							
4MHz	0pF	0pF							
1MHz	100pF	100pF							
Note: C1 and C2 values	s are for guidance only.								

Crystal Recommended Capacitor Values

Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is one of the high frequency oscillator choices, which is selected via a software control bit, FHS. It is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 12MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

External 32.768kHz Crystal Oscillator - LXT

The External 32.768 kHz Crystal System Oscillator is one of the low frequency oscillator choices, which is selected via a software control bit, FSS. This clock source has a fixed frequency of 32.768kHz and requires a 32.768kHz crystal to be connected between pins XT1 and XT2. The external resistor and capacitor components connected to the 32.768kHz crystal are necessary to provide oscillation. For applications where precise frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances. After the LXT oscillator is enabled by setting the LXTEN bit to 1, there is a time delay associated with the LXT oscillator waiting for it to start-up.

However, for some crystals, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification. The external parallel feedback resistor, RP, is required.


The pin-shared software control bits determine if the XT1/XT2 pins are used for the LXT oscillator or as I/O or other pin-shared functional pins.

- If the LXT oscillator is not used for any clock source, the XT1/XT2 pins can be used as normal I/O
 or other pin-shared functional pins.
- If the LXT oscillator is used for any clock source, the 32.768kHz crystal should be connected to the XT1/XT2 pins.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.

Rev. 1.50 73 November 21, 2024





Note: 1. R_P, C1 and C2 are required.
2. Although not shown XT1/XT2 pins have a parasitic capacitance of around 7pF.

External LXT Oscillator

LXT Oscillator C1 and C2 Values						
Crystal Frequency C1 C2						
32.768kHz	10pF	10pF				
Note: 1. C1 and C2 value	ues are for guidance only	y.				

32.768kHz Crystal Recommended Capacitor Values

2. $R_P=5M\sim10M\Omega$ is recommended.

LXT Oscillator Low Power Function

The LXT oscillator can function in one of two modes, the Speed-Up Mode and the Low-Power Mode. The mode selection is executed using the LXTSP bit in the LXTC register

LXTSP Bit	LXT Operating Mode
0	Low Power
1	Speed Up

When the LXTSP bit is set to high, the LXT Speed Up Mode will be enabled. In the Speed-Up Mode the LXT oscillator will power up and stabilise quickly. However, after the LXT oscillator has fully powered up, it can be placed into the Low-Power Mode by clearing the LXTSP bit to zero and the oscillator will continue to run but with reduced current consumption. It is important to note that the LXT operating mode switching must be properly controlled before the LXT oscillator clock is selected as the system clock source. Once the LXT oscillator clock is selected as the system clock source using the CKS bit field and FSS bit in the SCC register, the LXT oscillator operating mode cannot be changed.

It should be note, that no matter what condition the LXTSP is set to, the LXT oscillator will be always function normally. The only difference is that it will take more time to start up if in the Low Power Mode.

Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is one of the low frequency oscillator choices, which is selected via a software control bit, FSS. It is a fully integrated RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Rev. 1.50 74 November 21, 2024




Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock selections using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency, $f_{\rm H}$, or low frequency, $f_{\rm SUB}$, source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock can be sourced from an HXT or HIRC oscillator or the PLL output clock, selected via configuring the FHS bit in the SCC register together with the PLLEN and PLLOS2~PLLOS0 bits in the PLLC register. The low speed system clock source can be sourced from the internal clock $f_{\rm SUB}$. If $f_{\rm SUB}$ is selected then it can be sourced by either the LXT or LIRC oscillators, selected via configuring the FSS bit in the SCC register. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{\rm H}/2\sim f_{\rm H}/64$.



Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H, the high speed oscillators can be stopped to conserve the power or continue to oscillate to provide the clock source, f_H~f_H/64, for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

Rev. 1.50 75 November 21, 2024



System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	n Register		egister Se	etting	fsys	fн		fwpt	fpll	
Mode	CPU	FHIDEN	FSIDEN	CKS2~CKS0	ISYS	IH	fsuB	IWDT	IPLL	
FAST	On	х	х	000~110	f _H ~f _H /64	On	On	On	On	
SLOW	On	х	х	111	f _{SUB}	On/Off (1)	On	On	On/Off (3)	
IDLE0	O#	0	1	000~110	Off	Off	On	On	Off	
IDLEO	OLEO Off 0	0	'	111	On	Oii	OII			
IDLE1	Off	1	1	xxx	On	On	On	On	On	
IDLE2	Off	1	0	000~110	On	On	Off	On/Off (2)	On	
IDLEZ	IDLEZ OII I		111	Off	On	Oll	On/On	On		
SLEEP	Off	0	0	XXX	Off	Off	Off	On/Off (2)	Off	

"x": don't care

Note: 1. The f_H clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

- 2. The f_{WDT} clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the IDLE2 and SLEEP mode.
- 3. The f_{PLL} clock can be switched on or off which is controlled by the PLLEN bit in the PLLC register in the SLOW mode.
- 4. The USB function is inactive in the IDLE0 and SLEEP modes.

FAST Mode

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by one of the high speed oscillators. This mode operates allowing the microcontroller to operate normally with a clock source will come from one of the high speed oscillators, either the HXT or HIRC oscillators. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current. In the USB mode, the PLL circuit of which the clock source can be derived from the HXT or HIRC oscillator can generate a clock with a frequency of 6MHz, 12MHz or 16MHz as the device system clock.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} . The f_{SUB} clock is derived from either the LIRC or LXT oscillator determined by the FSS bit in the SCC register.

SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped. The f_{SUB} clock provided to the peripheral function will also be stopped, too. However the f_{WDT} clock can continues to operate if the WDT function is enabled.

Rev. 1.50 76 November 21, 2024



IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

Control Registers

The registers, SCC, HIRCC, HXTC, LXTC and PLLC, are used to control the system clock and the corresponding oscillator configurations.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
SCC	CKS2	CKS1	CKS0	_	FHS	FSS	FHIDEN	FSIDEN			
HIRCC	CLKADJ	CLKADJF	CLKFIX	_	_	_	HIRCF	HIRCEN			
HXTC	_	_	_	_	_	HXTM	HXTF	HXTEN			
LXTC	_	_	_	_	_	LXTSP	LXTF	LXTEN			
PLLC	D7	_	PLLIS	PLLOS2	PLLOS1	PLLOS0	PLLF	PLLEN			

System Operating Mode Control Register List

SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	_	FHS	FSS	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
POR	0	1	0	_	0	0	0	0

Bit 7~5 CKS2~CKS0: System clock selection

 $\begin{array}{c} 000: \ f_H \\ 001: \ f_H/2 \\ 010: \ f_H/4 \\ 011: \ f_H/8 \\ 100: \ f_H/16 \\ 101: \ f_H/32 \\ 110: \ f_H/64 \\ 111: \ f_{SUB} \end{array}$

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_{H} or f_{SUB} , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4 Unimplemented, read as "0"



Bit 3 **FHS**: High Frequency clock, f_{HOSC}, selection

0: HIRC 1: HXT

Bit 2 FSS: Low Frequency clock selection

0: LIRC 1: LXT

Bit 1 FHIDEN: High Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Bit 0 FSIDEN: Low Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Note: A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the CKS2~CKS0 bits, FHS bit or FSS bit. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time= $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$, where $t_{Curr.}$ indicates the current clock period, $t_{Tar.}$ indicates the target clock period and t_{SYS} indicates the current system clock period.

HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	CLKADJ	CLKADJF	CLKFIX	_	_	_	HIRCF	HIRCEN
R/W	R/W	R/W	R/W	_	_	_	R	R/W
POR	0	0	0	_	_	_	0	1

Bit 7 CLKADJ: HIRC clock automatic adjustment function control in the USB mode

0: Disable 1: Enable

Note that if the user selects the HIRC as the system clock, the CLKADJ bit must be set to 1 to adjust the PLL frequency automatically.

Bit 6 CLKADJF: HIRC clock automatic adjustment stable flag

0: Unstable 1: Stable

The CLKADJF bit indicates whether the HIRC frequency adjusting operation is completed or not when the CLKADJ bit is set to 1. Users can continuously monitor the CLKADJF bit by application programs to make sure that the HIRC frequency accuracy is stably adjusted in the range of $\pm 0.25\%$. The CLKADJF bit can be cleared by the application program

Bit 5 CLKFIX: HIRC clock fix automatic adjustment function control

0: Disable 1: Enable

Note that when CLKADJF=1, the CLKFIX bit can be set high to fix the HIRC frequency accuracy in the range of $\pm 0.25\%$.

Bit 4~2 Unimplemented, read as "0"

Bit 1 HIRCF: HIRC oscillator stable flag

0: HIRC unstable 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Rev. 1.50 78 November 21, 2024



Bit 0 HIRCEN: HIRC oscillator enable control

0: Disable 1: Enable

HXTC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	HXTM	HXTF	HXTEN
R/W	_	_	_	_	_	R/W	R	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2 **HXTM**: HXT mode selection

0: HXT frequency ≤ 10MHz (sink/source current is smaller) 1: HXT frequency > 10MHz (sink/source current is larger)

Note that this bit should be configured correctly according to the used HXT frequency. If HXTM=0 while the HXT frequency is larger than 10MHz, the oscillation performance at a low voltage condition may be not well. If HXTM=1 while the HXT frequency is less than 10MHz, the oscillator frequency and the current may be abnormal.

This bit must be properly configured before the HXT is enabled. When the OSC1 and OSC2 pin functions have been enabled using relevant pin-shared control bits and the HXTEN bit has been set to 1 to enable the HXT oscillator, it is invalid to change the value of the HXTM bit. When the OSC1 or OSC2 pin function is disabled, then the HXTM bit can be changed by software, regardless of the HXTEN bit value.

Bit 1 HXTF: HXT oscillator stable flag

0: HXT unstable 1: HXT stable

This bit is used to indicate whether the HXT oscillator is stable or not. When the HXTEN bit is set to 1 to enable the HXT oscillator, the HXTF bit will first be cleared to 0 and then set to 1 after the HXT oscillator is stable.

Bit 0 **HXTEN**: HXT oscillator enable control

0: Disable 1: Enable

LXTC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	LXTSP	LXTF	LXTEN
R/W	_	_	_	_	_	R/W	R	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~1 Unimplemented, read as "0"

Bit 2 LXTSP: LXT Speed up control

0: Disable – Low power 1: Enable – Speed up

This bit is used to control whether the LXT oscillator is operating in the low power or Speed-Up mode. When the LXTSP bit is set high, the LXT oscillator will oscillate quickly but consume more power. If the LXTSP bit is cleared to zero, the LXT oscillator will consume less power but take longer time to stablise. It is important to note that this bit cannot be changed after the LXT oscillator is selected as the system clock source using the CKS2~CKS0 and FSS bits in the SCC register.

Bit 1 LXTF: LXT oscillator stable flag

0: LXT unstable 1: LXT stable



This bit is used to indicate whether the LXT oscillator is stable or not. When the LXTEN bit is set to 1 to enable the LXT oscillator, the LXTF bit will first be cleared to 0 and then set to 1 after the LXT oscillator is stable.

Bit 0 LXTEN: LXT oscillator enable control

0: Disable 1: Enable

PLLC Register

Bit	7	6	5	4	3	2	1	0
Name	D7	_	PLLIS	PLLOS2	PLLOS1	PLLOS0	PLLF	PLLEN
R/W	R/W	_	R/W	R/W	R/W	R/W	R	R/W
POR	0	_	0	0	0	0	0	1

Bit 7 **D7**: Reserved bit, cannot be used and must be fixed at 0

Bit 6 Unimplemented, read as "0"

Bit 5 PLLIS: PLL input clock source selection

0: 12MHz clock 1: 6MHz clock

If FHS=1, when a 12MHz crystal or resonator is used, the HXT frequency is divided by 2 and then multiplied by 8 using the internal PLL circuit, when a 6MHz crystal or resonator is used, the HXT frequency is directly multiplied by 8 using the internal PLL circuit

If FHS=0, the 12MHz HIRC is selected, this bit will be automatically cleared to zero by hardware.

Bit 4~2 PLLOS2~PLLOS0: f_{HOSC} or f_{PLL} for f_H clock source selection

 $0xx\colon f_{\text{HOSC}}$

100: f_{PLL}=6MHz 101: f_{PLL}=12MHz 110: f_{PLL}=16MHz 111: Reserved

Bit 1 PLLF: PLL clock stable flag

0: Unstable 1: Stable

This bit is used to indicate whether the PLL clock is stable or not. When the PLLEN bit is set to 1 to enable the PLL clock, the PLLF bit will first be cleared to 0 and then set to 1 after the PLL clock is stable.

Bit 0 PLLEN: PLL enable control

0: Disable 1: Enable

Note: A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the PLLOS2~ PLLOS0 bits. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time= $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$, where $t_{Curr.}$ indicates the current clock period, $t_{Tar.}$ indicates the target clock period and t_{SYS} indicates the current system clock period.


Rev. 1.50 80 November 21, 2024



Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




FAST Mode to SLOW Mode Switching

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LXT or LIRC oscillator determined by the FSS bit in the SCC register and therefore requires these oscillators to be stable before full mode switching occurs.

Rev. 1.50 81 November 21, 2024






SLOW Mode to FAST Mode Switching

In SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the FAST mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to f_{H} ~ f_{H} /64.

However, if f_H is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HXTF bit in the HXTC register or the HIRCF bit in the HIRCC register or the PLLF bit in the PLLC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.



Rev. 1.50 82 November 21, 2024



Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.
- The USB will enter the suspend mode if the USB function is enabled.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLEO Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.
- The USB will enter the suspend mode if the USB function is enabled.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the

Rev. 1.50 83 November 21, 2024



FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be on but the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LXT or LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- · A USB reset signal reset
- · An external falling edge on Port A
- · A system interrupt
- A WDT overflow

If the system is woken up by a USB reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Rev. 1.50 84 November 21, 2024



Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_{WDT} , which can be sourced from either the LXT or LIRC oscillator determined by the FSS bit in the SCC register. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with V_{DD} , temperature and process variations. The LXT oscillator is supplied by an external 32.768kHz crystal. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{18} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the WDT enable/disable and software reset MCU operation.

WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 **WE4~WE0**: WDT function enable control

10101: Disable 01010: Enable

Other values: Reset MCU

If these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after a delay time, t_{SRESET} , and the WRF bit in the RSTFC register will be set to 1.

Bit 2~0 WS2~WS0: WDT time-out period selection

000: $2^8/f_{WDT}$ 001: $2^{10}/f_{WDT}$ 010: $2^{12}/f_{WDT}$ 011: $2^{14}/f_{WDT}$ 100: $2^{15}/f_{WDT}$ 101: $2^{16}/f_{WDT}$ 110: $2^{17}/f_{WDT}$ 111: $2^{18}/f_{WDT}$

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.



RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	RSTF	LVRF	LRF	WRF
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	х	0	0

"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 RSTF: Reset control register software reset flag

Refer to Internal Reset Control section.

Bit 2 LVRF: LVR function reset flag

Refer to the Low Voltage Reset section.

Bit 1 LRF: LVR control register software reset flag

Refer to the Low Voltage Reset section.

Bit 0 WRF: WDT control register software reset flag

0: Not occurred 1: Occurred

This bit is set to 1 by the WDT control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.

Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. With regard to the Watchdog Timer enable/disable function, there are five bits, WE4~WE0, in the WDTC register to offer the WDT enable/disable and MCU software reset control. The WDT function will be enabled when the WE4~WE0 bits are set to a value of 01010B while the WDT function will be disabled if the WE4~WE0 bits are equal to 10101B. If the WE4~WE0 bits are set to any other values rather than 01010B and 10101B, it will reset the device after a delay time, t_{SRESET}. After power on these bits will have a value of 01010B.

WE4~WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other value	Reset MCU

Watchdog Timer Function Control


Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 field, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT contents.

Rev. 1.50 86 November 21, 2024



The maximum time out period is when the 2¹⁸ division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the 2¹⁸ division ratio and a minimum timeout of 8ms for the 2⁸ division ration.



Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

Reset Functions

There are several ways in which a microcontroller reset can occur through events occurring internally.

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Rev. 1.50 87 November 21, 2024



Internal Reset Control

There is an internal reset control register, RSTC, which is used to provide a reset when the device operates abnormally due to the environmental noise interference. If the content of the RSTC register is set to any value other than 01010101B or 10101010B, it will reset the device after a delay time, t_{SRESET} . After power on the register will have a value of 01010101B.

RSTC7~RSTC0 Bits	Reset Function
01010101B	No operation
10101010B	No operation
Any other value	Reset MCU

Internal Reset Function Control

RSTC Register

Bit	7	6	5	4	3	2	1	0
Name	RSTC7	RSTC6	RSTC5	RSTC4	RSTC3	RSTC2	RSTC1	RSTC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	1	0	1

Bit 7~0 **RSTC7~RSTC0**: Reset function control

01010101: No operation 10101010: No operation Other values: Reset MCU

If these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after a delay time, t_{SRESET} and the RSTF bit in the RSTFC register will be set to 1.

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	RSTF	LVRF	LRF	WRF
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	х	0	0

"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 RSTF: Reset control register software reset flag

0: Not occurred 1: Occurred

This bit is set high by the RSTC control register software reset and cleared to zero by the application program. Note that this bit can only be cleared to 0 by the application program.

Bit 2 LVRF: LVR function reset flag

Refer to the Low Voltage Reset section.

Bit 1 LRF: LVR control register software reset flag

Refer to the Low Voltage Reset section.

Bit 0 WRF: WDT control register software reset flag

Refer to the Watchdog Timer Control Register section.


Low Voltage Reset - LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is always enabled in the FAST and SLOW modes with a specific LVR voltage, V_{LVR} . If the supply voltage of the device drops to within a range of $0.9V \sim V_{LVR}$ such as might occur when changing the battery, the LVR will automatically reset the device internally and the

Rev. 1.50 88 November 21, 2024



LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between $0.9V\sim V_{LVR}$ must exist for a time greater than that specified by t_{LVR} in the LVR Electrical Characteristics. If the duration of the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual t_{LVR} value can be selected by the TLVR1 \sim TLVR0 bits in the TLVRC register. The actual V_{LVR} value can be selected by the LVS bits in the LVRC register. If the LVS7 \sim LVS0 bits have any other values, which may perhaps occur due to adverse environmental conditions such as noise, the LVR will reset the device after a delay time, t_{SRESET} . When this happens, the LRF bit in the RSTFC register will be set to 1. Note that the LVR function will be automatically disabled when the device enters the SLEEP/IDLE mode.



LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	0	1	0	1	0	1

Bit 7~0 LVS7~LVS0: LVR voltage selection

01010101: 2.1V 00110011: 2.55V 10011001: 3.15V 10101010: 3.8V

Other values: Generates a MCU reset - register is reset to POR value

When an actual low voltage condition occurs, as specified by one of the four defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps for greater than a t_{LVR} time. The actual t_{LVR} value can be selected by the TLVR1~TLVR0 bits in the TLVRC register. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the four defined register values above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t_{SRESET}. However in this situation the register contents will be reset to the POR value.

TLVRC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	TLVR1	TLVR0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TLVR1~TLVR0: Minimum low voltage width to reset time (t_{LVR}) selection

00: (7~8)×t_{LIRC} 01: (31~32)×t_{LIRC} 10: (63~64)×t_{LIRC} 11: (127~128)×t_{LIRC}



RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	RSTF	LVRF	LRF	WRF
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	Х	0	0

"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 RSTF: Reset control register software reset flag

Refer to the Internal Reset Control section.

Bit 2 LVRF: LVR function reset flag

0: Not occurred1: Occurred

This bit is set high when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.

Bit 1 LRF: LVR control register software reset flag

0: Not occurred 1: Occurred

This bit is set high if the LVRC register contains any non-defined LVR voltage register values. This in effect acts like a software-reset function. This bit can only be cleared to zero by the application program.

Bit 0 WRF: WDT control register software reset flag


Refer to the Watchdog Timer Control Register section.

USB Reset

The device contains a USB circuit, a reset signal can be generated by properly configuring the USB control register to reset the whole device. Refer to the "USB Interface" section for more associated details.

Watchdog Time-out Reset during Normal Operation


The Watchdog time-out Reset during normal operation in the FAST or SLOW Mode is the same as the hardware Low Voltage Reset except that the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO and PDF flags will be set to "1". Refer to the System Start Up Time Characteristics for t_{SST} details.



WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart

Rev. 1.50 90 November 21, 2024



Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	LVR or USB reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u": unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET		
Program Counter	Reset to zero		
Interrupts	All interrupts will be disabled		
WDT, Time Bases	Clear after reset, WDT begins counting		
Timer Modules	Timer Modules will be turned off		
Input/Output Ports	I/O ports will be setup as inputs		
Stack Pointer	Stack Pointer will point to the top of the stack		

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects the microcontroller internal registers.

Register	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP0	0000 0000	0000 0000	0000 0000	uuuu uuuu
IAR1	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1L	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1H	0000 0000	0000 0000	0000 0000	uuuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBHP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu
STATUS	xx00 xxxx	uuuu uuuu	uu1u uuuu	uu11 uuuu
PBP	00	0 0	00	u u
IAR2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2L	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2H	0000 0000	0000 0000	0000 0000	uuuu uuuu
RSTFC	0 x 0 0	u1uu	uuuu	uuuu
SCC	010- 0000	010- 0000	010- 0000	uuu- uuuu
HIRCC	00001	uuu01	uuu01	u u u u u
HXTC	000	000	000	u u u
LXTC	000	000	000	u u u
PA	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	uuuu uuuu

Rev. 1.50 91 November 21, 2024



Register	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
PAPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
RSTC	0101 0101	0101 0101	0101 0101	uuuu uuuu
LVRC	0101 0101	uuuu uuuu	0101 0101	uuuu uuuu
TLVRC	0 1	0 1	0 1	u u
MFI0	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI1	-000 -000	-000 -000	-000 -000	-uuu -uuu
MFI2	-000 -000	-000 -000	-000 -000	-uuu -uuu
WDTC	0101 0011	0101 0011	0101 0011	uuuu uuuu
INTEG	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC3	0000 0000	0000 0000	0000 0000	uuuu uuuu
PB	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PC	-111 1111	-111 1111	-111 1111	-uuu uuuu
PCC	-111 1111	-111 1111	-111 1111	-uuu uuuu
PCPU	-000 0000	-000 0000	-000 0000	-uuu uuuu
PSCR	0 0	0 0	0 0	u u
TB0C	0000	0000	0000	uuuu
TB1C	0000	0000	0000	uuuu
IREFC	00-0 0-00	00-0 0-00	00-0 0-00	uu-u u-uu
PVREF	0000 0000	0000 0000	0000 0000	uuuu uuuu
OPA1C	0000 0000	0000 0000	0000 0000	uuuu uuuu
OPA2C	0000 0000	0000 0000	0000 0000	uuuu uuuu
GSC	0	0	0	u
AFEDAC	0000 0000	0000 0000	0000 0000	uuuu uuuu
AFEDA1L	0000	0000	0000	uuuu
AFEDA1H	0000 0000	0000 0000	0000 0000	uuuu uuuu
AFEDA2L	0000	0000	0000	uuuu
AFEDA2H	0000 0000	0000 0000	0000 0000	uuuu uuuu
SADC0	0000 0000	0000 0000	0000 0000	uuuu uuuu
SADC1	0 0000	0 0000	0 0000	u uuuu
SADC2	000	000	000	uuu
SADOL				uuuu (ADRFS=0)
SADOL	X X X X	X X X X	x x x x	uuuu uuuu (ADRFS=1)
SADOH	XXXX XXXX	xxxx xxxx	xxxx xxxx	uuuu uuuu (ADRFS=0)
SADOH			AAAA AAAA	uuuu (ADRFS=1)
EEAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
EEAH	000	000	000	u u u
EED	0000 0000	0000 0000	0000 0000	uuuu uuuu
OPSW	0 0	0 0	0 0	u u

Rev. 1.50 92 November 21, 2024



Register	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
ASWAI0	0000	0000	0000	uuuu
ASWAI1	0000	0000	0000	uuuu
ASWAI2	0000	0000	0000	uuuu
ASWAI3	0000	0000	0000	uuuu
ASWAI4	0000	0000	0000	uuuu
ASWAI5	0000	0000	0000	uuuu
ASWAI6	0000	0000	0000	uuuu
ASWAI7	0000	0000	0000	uuuu
ATMC0	0000 00	0000 00	0000 00	uuuu uu
ATMC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
ATMDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
ATMDH	0 0	0 0	00	u u
ATMAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
ATMAH	0 0	0 0	0 0	u u
ATMBL	0000 0000	0000 0000	0000 0000	uuuu uuuu
ATMBH	0 0	0 0	0 0	u u
ATMRP	0000 0000	0000 0000	0000 0000	uuuu uuuu
MDUWR0	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu
MDUWR1	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu
MDUWR2	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu
MDUWR3	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu
MDUWR4	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu
MDUWR5	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu
MDUWCTRL	00	00	00	u u
SYSC	0001 0x	0001 0x	0001 0x	uuuuux
USB_STAT	11xx 0001	uuxx uuuu	uuxx uuuu	uuxx uuuu
UINT	0000	uuuu	uuuu	uuuu
USC	1000 xxxx	uuuu xuux	uuuu xuux	uuuu xuux
UESR	x x x x	uuuu	uuuu	uuuu
UCC	0-0x 0-xx	u-uu u-uu	u-uu u-uu	u-uu u-uu
AWR	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
STL	x x x x	uuuu	uuuu	uuuu
SIES	xxxx xxxx	uxxx xuuu	uxxx xuuu	uxxx xuuu
MISC	xxx0 -xxx	xxuu -uxx	xxuu -uxx	xxuu -uxx
SETIO	1110	uuuu	uuuu	uuuu
FIFO3	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
FIFO2	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
FIFO1	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
FIFO0	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
FRNUM0	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx
FRNUM1	x x x	x x x	x x x	u u u
PLLC	0-00 0001	0-uu uu0u	0-uu uu0u	u-uu uuuu
LCDC0	0-000	0-000	0-000	u - u u u
LCDC2	00000-	00000-	00000-	uuuuu-
ORMC	0000 0000	0000 0000	0000 0000	0000 0000
PD	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDC	1111 1111	1111 1111	1111 1111	uuuu uuuu



		LVR Reset	WDT Time-out	WDT Time-out
Register	Power On Reset	(Normal Operation)	(Normal Operation)	(IDLE/SLEEP)
PDPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PE	1111 1111	1111 1111	1111 1111	uuuu uuuu
PEC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PEPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PF	1111 1111	1111 1111	1111 1111	uuuu uuuu
PFC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PFPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PG	11 1111	11 1111	11 1111	uu uuuu
PGC	11 1111	11 1111	11 1111	uu uuuu
PGPU	00 0000	00 0000	00 0000	uu uuuu
PH	1 11	1 11	1 11	u uu
PHC	1 11	1 11	1 11	u uu
PHHPU	0 00	0 00	0 00	u uu
FCR	0000 0000	0000 0000	0000 0000	uuuu uuuu
FRCR	00-000	00-u00	00-u00	uu-uuu
FARL	0000 0000	0000 0000	0000 0000	uuuu uuuu
FARH	-000 0000	-000 0000	-000 0000	-uuu uuuu
FD0L	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD0H	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD1L	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD1H	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD2L	0000 0000	0000 0000	0000 0000	
FD2H	0000 0000	0000 0000	0000 0000	
FD3L	0000 0000	0000 0000	0000 0000	
FD3H	0000 0000	0000 0000	0000 0000	uuuu uuuu
SIM0C0	1110 0000	1110 0000	1110 0000	
SIM0C1* (U0MD=0)	1000 0001	1000 0001	1000 0001	
U0UCR1* (U0MD=1)	0000 0001	0000 0001	0000 0001	
SIMOD/U0TXR RXR	XXXX XXXX	XXXX XXXX	XXXX XXXX	
SIMOD/SUTXIC_IXXIC	0000 0000	0000 0000	0000 0000	
U0UCR3	0	0	0	u
SIMOTOC* (U0MD=0)	0000 0000	0000 0000	0000 0000	
U0BRG* (U0MD=1)	XXXX XXXX		XXXX XXXX	
` ′		XXXX XXXX		
U0USR SIM1C0	0000 1011	0000 1011	0000 1011	uuuu uuuu
SIM1C0 SIM1C1* (U1MD=0)	1110 0000	1110 0000	1110 0000	
_ ` '	1000 0001	1000 0001	1000 0001	
U1UCR1* (U1MD=1)	0000 00x0	0000 00x0	0000 00x0	uuuu uuuu
SIM1D/U1TXR_RXR	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
SIM1A/SIM1C2/U1UCR2	0000 0000	0000 0000	0000 0000	uuuu uuuu
U1UCR3	0	0	0	u
SIM1TOC* (U1MD=0)	0000 0000	0000 0000	0000 0000	uuuu uuuu
U1BRG* (U1MD=1)	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
U1USR	0000 1011	0000 1011	0000 1011	uuuu uuuu
SPIC0	111 00	111 00	111 00	uuuuu
SPIC1	00 0000	00 0000	00 0000	u u u u u u
SPID	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
EEC	0000 0000	0000 0000	0000 0000	uuuu uuuu

Rev. 1.50 94 November 21, 2024



Register	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
STKPTR	0 0000	0 0000	0 0000	u 0000
IECC	0000 0000	0000 0000	0000 0000	uuuu uuuu
PCRL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PCRH	-000 0000	-000 0000	-000 0000	-uuu uuuu
CRCCR	0	0	0	u
CRCIN	0000 0000	0000 0000	0000 0000	uuuu uuuu
CRCDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CRCDH	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMC0	0000 0	0000 0	0000 0	uuuu u
STMC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMDH	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMAH	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMRP	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM0C0	0000 0	0000 0	0000 0	uuuu u
PTM0C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM0DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM0DH	0 0	0 0	00	u u
PTM0AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM0AH	0 0	0 0	00	u u
PTM0RPL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM0RPH	0 0	0 0	00	u u
PTM1C0	0000 0	0000 0	0000 0	uuuu u
PTM1C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1DH	0 0	0 0	0 0	u u
PTM1AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1AH	0 0	0 0	0 0	u u
PTM1RPL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1RPH	0 0	0 0	0 0	u u
IFS	0	0	0	0
PAS0	00 00	00 00	00 00	u u — u u
PAS1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBS1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PCS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PCS1	00 0000	00 0000	00 0000	uu uuuu
PDS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PDS1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PES0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PES1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PFS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PFS1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PGS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PGS1	0000	0000	0000	uuuu
PHS0	0000	0000	0000	uuuu



Register	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
COMS	00	00	0 0	u u
PMPS	00	00	0 0	u u

Note: "u" stands for unchanged

"x" stands for "unknown"

Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PH. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory Structure diagram. The I/O port can be used for input and output operations. For input operation, the port is non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	_	PC6	PC5	PC4	PC3	PC2	PC1	PC0
PCC	_	PCC6	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PCPU	_	PCPU6	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
PD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
PDC	PDC7	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
PDPU	PDPU7	PDPU6	PDPU5	PDPU4	PDPU3	PDPU2	PDPU1	PDPU0
PE	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
PEC	PEC7	PEC6	PEC5	PEC4	PEC3	PEC2	PEC1	PEC0
PEPU	PEPU7	PEPU6	PEPU5	PEPU4	PEPU3	PEPU2	PEPU1	PEPU0
PF	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
PFC	PFC7	PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0
PFPU	PFPU7	PFPU6	PFPU5	PFPU4	PFPU3	PFPU2	PFPU1	PFPU0
PG	_	_	PG5	PG4	PG3	PG2	PG1	PG0
PGC	_	_	PGC5	PGC4	PGC3	PGC2	PGC1	PGC0
PGPU	_	_	PGPU5	PGPU4	PGPU3	PGPU2	PGPU1	PGPU0
PH	_	_	_	PH4	PH3	PH2	_	_
PHC	_	_	_	PHC4	PHC3	PHC2	_	_

Rev. 1.50 96 November 21, 2024

[&]quot;-" stands for unimplemented

[&]quot;*": The UnUCR1 and SIMnC1 registers share the same memory address while the UnBRG and SIMnTOC registers share the same memory address. The default value of the UnUCR1 or UnBRG register can be obtained when the UnMD bit is set high by application program after a reset.



Register				В	it			
Name	7	6	5	4	3	2	1	0
PHPU	_	_	_	PHPU4	PHPU3	PHPU2	_	_

"-": Unimplemented, read as "0"

I/O Logic Function Register List

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the PAPU~PHPU registers, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x Pin pull-high function control

0: Disable

1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" is the Port name which can be A, B, C, D, E, F, G or H. However, the actual available bits for each I/O Port may be different.

Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PAWU7~PAWU0: PA7~PA0 wake-up function control

0: Disable 1: Enable

I/O Port Control Register

Rev. 1.50 97 November 21, 2024



Each I/O Port has its own control register known as PAC~PHC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin when the IECM is cleared to "0".

PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x Pin type selection

0: Output 1: Input

The PxCn bit is used to control the pin type selection. Here the "x" is the Port name which can be A, B, C, D, E, F, G or H. However, the actual available bits for each I/O Port may be different.

I/O Port Power Source Control

This device supports different I/O port power source selections for PD0 \sim PD3. With the exception of $\overline{\text{RES}}/\text{OCDS}$, the multi-power function is only effective when the pin is set to have a digital input or output function.

The port power can come from either the power pin VDD or VDDIO, which is determined using the PMPS1~PMPS0 bits in the PMPS register. The VDDIO power pin function should first be selected using the corresponding pin-shared function selection bits if the port power is supposed to come from the VDDIO pin.

An important point to know is that the input power voltage on the VDDIO pin should be equal to or less than the device supply power voltage V_{DD} when the VDDIO pin is selected as the port power supply pin.

PMPS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	PMPS1	PMPS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 PMPS1~PMPS0: PD0~PD3 pin power supply selection

 $0x: V_{DD}$ $1x: V_{DDIO}$

If the PB6 pin is switched to the VDDIO function, and the PMPS1~PMPS0 bits are set to "1x", the VDDIO pin input voltage can be used for PD0~PD3 pin power.

Rev. 1.50 98 November 21, 2024



Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" output function Selection register "n", labeled as PxSn, and Input Function Selection register, labeled as IFS, which can select the desired functions of the multi-function pin-shared pins. In addition, the device also contains a COMS register which is used to select the actual pin function when the LCD SEG and COM functions share the same pin.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as INTn, xTCKn, xTPnI, etc., which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bit fields. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be setup as input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PAS0	PAS07	PAS06	_	_	PAS03	PAS02	_	_
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
PCS1	_	_	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
PDS0	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
PDS1	PDS17	PDS16	PDS15	PDS14	PDS13	PDS12	PDS11	PDS10
PES0	PES07	PES06	PES05	PES04	PES03	PES02	PES01	PES00
PES1	PES17	PES16	PES15	PES14	PES13	PES12	PES11	PES10
PFS0	PFS07	PFS06	PFS05	PFS04	PFS03	PFS02	PFS01	PFS00
PFS1	PFS17	PFS16	PFS15	PFS14	PFS13	PFS12	PFS11	PFS10
PGS0	PGS07	PGS06	PGS05	PGS04	PGS03	PGS02	PGS01	PGS00
PGS1	_	_	_	_	PGS13	PGS12	PGS11	PGS10
PHS0	PHS07	PHS06	PHS05	PHS04	_		_	
IFS								STPIPS
COMS	_	_	_	_	_	_	COMS1	COMS0

Pin-shared Function Selection Register List



• PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	_	_	PAS03	PAS02	_	_
R/W	R/W	R/W	_	_	R/W	R/W	_	_
POR	0	0	_	_	0	0	_	_

Bit 7~6 PAS07~PAS06: PA3 pin-shared function selection

00: PA3

01: SCK0/SCL0

10: PA3

11: PA3

Bit 5~4 Unimplemented, read as "0"

Bit 3~2 **PAS03~PAS02**: PA1 pin-shared function selection

00: <u>PA1</u>

01: SCS0

10: PA1

11: PA1

Bit 1~0 Unimplemented, read as "0"

• PAS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS17~PAS16: PA7 pin-shared function selection

00: PA7/INT1

01: AI6/AN10

10: PA7/INT1

11: PA7/INT1

Bit 5~4 PAS15~PAS14: PA6 pin-shared function selection

00: PA6/INT0

01: VG

10: AI7/AN11

11: PA6/INT0

Bit 3~2 PAS13~PAS12: PA5 pin-shared function selection

00: PA5

01: PA5

10: PA5

11: ATP/ATP_PWM1

Bit 1~0 PAS11~PAS10: PA4 pin-shared function selection

00: PA4

01: PA4

10: PA4

11: ATPB/ATP_PWM2

Rev. 1.50 100 November 21, 2024



PBS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PBS07~PBS06**: PB3 pin-shared function selection

00: PB3

01: PB3

10: PB3

11: AN1

Bit 5~4 **PBS05~PBS04**: PB2 pin-shared function selection

00: PB2

01: PB2

10: PB2 11: AN0

. a a BBGGG BBG

Bit 3~2 **PBS03~PBS02**: PB1 pin-shared function selection

00: PB1

01: PB1

10: PB1

11: AI4/AN8

Bit 1~0 **PBS01~PBS00**: PB0 pin-shared function selection

00: PB0

01: PB0

10: PB0

11: AI5/AN9

• PBS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PBS17~PBS16**: PB7 pin-shared function selection

00: PB7

01: SCK1/SCL1

10: SEG34

11: AN5

Bit 5~4 **PBS15~PBS14**: PB6 pin-shared function selection

00: PB6

01: VDDIO

10: VREF

11: AN4

Bit 3~2 **PBS13~PBS12**: PB5 pin-shared function selection

00: PB5

01: PTP0B

10: PB5

11: AN3

Bit 1~0 **PBS11~PBS10**: PB4 pin-shared function selection

00: PB4

01: PTP0

10: PB4

11: AN2



PCS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS07~PCS06: PC3 pin-shared function selection

00: PC3

01: XT1

10: PC3

11: PC3

Bit 5~4 PCS05~PCS04: PC2 pin-shared function selection

00: PC2/INT2

01: SDO1/UTX1

10: PC2/INT2

11: PC2/INT2

Bit 3~2 **PCS03~PCS02**: PC1 pin-shared function selection

00: PC1/INT3

01: SDI1/SDA1/URX1/UTX1

10: PC1/INT3 11: PC1/INT3

Bit 1~0 PCS01~PCS00: PC0 pin-shared function selection

00: PC0

01: SDI0/SDA0/URX0/UTX0

10: PC0 11: PC0

PCS1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~4 PCS15~PCS14: PC6 pin-shared function selection

00: PC6

01: SDO0/UTX0

10: PC6

11: PC6

Bit 3~2 PCS13~PCS12: PC5 pin-shared function selection

00: PC5/ATCK

01: SCS1

10: PC5/ATCK

11: SEG35

Bit 1~0 PCS11~PCS10: PC4 pin-shared function selection

00: PC4

01: XT2

10: PC4

11: PC4



PDS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PDS07~PDS06**: PD3 pin-shared function selection

00: PD3 01: PD3

10: SPISCS

11: SEG3

Bit 5~4 PDS05~PDS04: PD2 pin-shared function selection

00: PD2/PTCK0 01: PD2/PTCK0 10: SPISDO 11: SEG2

Bit3~2 **PDS03~PDS02**: PD1 pin-shared function selection

00: PD1/PTP0I 01: SPISDI 10: PTP0B 11: SEG1

Bit 1~0 **PDS01~PDS00**: PD0 pin-shared function selection

00: PD0 01: SPISCK 10: PTP0 11: SEG0

PDS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PDS17	PDS16	PDS15	PDS14	PDS13	PDS12	PDS11	PDS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PDS17~PDS16: PD7 pin-shared function selection

00: PD7 01: OSC2 10: PD7 11: SEG7

Bit 5~4 **PDS15~PDS14**: PD6 pin-shared function selection

00: PD6 01: OSC1 10: PD6 11: SEG6

Bit 3~2 **PDS13~PDS12**: PD5 pin-shared function selection

00: PD5 01: PD5 10: ATPB/A

10: ATPB/ATP_PWM2

11: SEG5

Bit 1~0 **PDS11~PDS10**: PD4 pin-shared function selection

00: PD4 01: PD4

10: ATP/ATP_PWM1

11: SEG4



• PES0 Register

Bit	7	6	5	4	3	2	1	0
Name	PES07	PES06	PES05	PES04	PES03	PES02	PES01	PES00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PES07~PES06**: PE3 pin-shared function selection

00: PE3

01: PE3

10: PTP1

11: SEG11

Bit 5~4 **PES05~PES04**: PE2 pin-shared function selection

00: PE2/STCK

01: PE2/STCK

10: PE2/STCK

11: SEG10

Bit 3~2 **PES03~PES02**: PE1 pin-shared function selection

00: PE1/STPI

01: PE1/STPI

10: STPB

11: SEG9

Bit 1~0 **PES01~PES00**: PE0 pin-shared function selection

00: PE0/STPI

01: PE0/STPI

10: STP

11: SEG8

• PES1 Register

Bit	7	6	5	4	3	2	1	0
Name	PES17	PES16	PES15	PES14	PES13	PES12	PES11	PES10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PES17~PES16**: PE7 pin-shared function selection

00: PE7

01: PE7

10: PE7

11: SEG15

Bit 5~4 **PES15~PES14**: PE6 pin-shared function selection

00: PE6

01: PE6

10: PE6

11: SEG14

Bit 3~2 **PES13~PES12**: PE5 pin-shared function selection

00: PE5/PTCK1

01: PE5/PTCK1

10: PE5/PTCK1

11: SEG13

Bit 1~0 **PES11~PES10**: PE4 pin-shared function selection

00: PE4/PTP1I

01: PE4/PTP1I

10: PTP1B

11: SEG12

Rev. 1.50 104 November 21, 2024



• PFS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PFS07	PFS06	PFS05	PFS04	PFS03	PFS02	PFS01	PFS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PFS07~PFS06**: PF3 pin-shared function selection

00: PF3

01: PF3

10: PF3

11: SEG19

Bit 5~4 PFS05~PFS04: PF2 pin-shared function selection

00: PF2

01: PF2

10: PF2

11: SEG18

Bit 3~2 **PFS03~PFS02**: PF1 pin-shared function selection

00: PF1

01: PF1

10: PF1

11: SEG17

Bit 1~0 **PFS01~PFS00**: PF0 pin-shared function selection

00: PF0

01: PF0

10: PF0

11: SEG16

• PFS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PFS17	PFS16	PFS15	PFS14	PFS13	PFS12	PFS11	PFS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PFS17~PFS16**: PF7 pin-shared function selection

00: PF7

01: PF7

10: PF7

11: SEG23

Bit 5~4 **PFS15~PFS14**: PF6 pin-shared function selection

00: PF6

01: PF6

10: PF6

11: SEG22

Bit 3~2 **PFS13~PFS12**: PF5 pin-shared function selection

00: PF5

01: PF5

10: PF5

11: SEG21

Bit 1~0 **PFS11~PFS10**: PF4 pin-shared function selection

00: PF4

01: PF4

10: PF4

11: SEG20



PGS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PGS07	PGS06	PGS05	PGS04	PGS03	PGS02	PGS01	PGS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PGS07~PGS06**: PG3 pin-shared function selection

00: PG3

01: PG3

10: PG3 11: SEG27

Bit 5~4 PGS05~PGS04: PG2 pin-shared function selection

00: PG2

01: PG2

10: PG2 11: SEG26

Bit 3~2 **PGS03~PGS02**: PG1 pin-shared function selection

00: PG1

01: PG1

10: PG1

11: SEG25

Bit 1~0 PGS01~PGS00: PG0 pin-shared function selection

00: PG0

01: PG0

10: PG0

11: SEG24

• PGS1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	PGS13	PGS12	PGS11	PGS10
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 PGS13~PGS12: PG5 pin-shared function selection

00: PG5

01: PG5

10: COM6

11: SEG29

Bit 1~0 PGS11~PGS10: PG4 pin-shared function selection

00: PG4

01: PG4

10: COM7

11: SEG28

Rev. 1.50 November 21, 2024



• PHS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PHS07	PHS06	PHS05	PHS04	_	_	_	_
R/W	R/W	R/W	R/W	R/W	_	_	_	_
POR	0	0	0	0	_	_	_	_

Bit 7~6 **PHS07~PHS06**: PH3 pin-shared function selection

00: PH3

01: PH3

10: PH3 11: SEG33

Bit 5~4 PHS05~PHS04: PH2 pin-shared function selection

00: PH2 01: PH2

10: PH2 11: SEG32

Bit 3~0 Unimplemented, read as "0"

• IFS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	STPIPS
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 STPIPS: STPI input source pin selection

0: PE0 1: PE1

COMS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	COMS1	COMS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 COMS1: COM5/SEG30 pin-shared function selection

0: SEG30 1: COM5

Bit 0 COMS0: COM4/SEG31 pin-shared function selection


0: SEG31 1: COM4

I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.

Rev. 1.50 107 November 21, 2024





Logic Function Input/Output Structure

READ PORT Function

The READ PORT function is used to manage the reading of the output data from the data latch or I/O pin, which is specially designed for the IEC 60730 self-diagnostic test on the I/O function and A/D paths. There is a register, IECC, which is used to control the READ PORT function. If the READ PORT function is disabled, the pin function will operate as the selected pin-shared function. When a specific data pattern, "11001010", is written into the IECC register, the internal signal named IECM will be set high to enable the READ PORT function. If the READ PORT function is enabled, the value on the corresponding pins will be passed to the accumulator ACC when the read port instruction "mov a, Px" is executed where the "x" stands for the corresponding I/O port name. Note that the READ PORT mode can only control the input path and will not affect the pin-shared function assignment and the current MCU operation. However, when the IECC register content is set to any other values rather than "11001010", the IECM internal signal will be cleared to 0 to disable the READ PORT function, and the reading path will be set from the latch. If the READ PORT function is disabled, the pin function will operate as the selected pin-shared function.

• IECC Register

Bit	7	6	5	4	3	2	1	0
Name	IECS7	IECS6	IECS5	IECS4	IECS3	IECS2	IECS1	IECS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **IECS7~IECS0**: READ PORT function enable control bit 7~ bit 0

11001010: IECM=1 – READ PORT function is enabled Others: IECM=0 – READ PORT function is disabled

Rev. 1.50 108 November 21, 2024




READ PORT Function	Disa	bled	Enabled		
Port Control Register Bit – PxC.n	1	0	1	0	
I/O Function	Pin value				
Digital Input Function	FIII value				
Digital Output Function (except USIMn)	0	Data latch value		alue	
USIMn: SCKn/SCLn, SDIn/SDAn, URXn/UTXn	Pin value				
Analog Function	0				

Note: The value on the above table is the content of the ACC register after "mov a, Px" instruction is executed where "x" means the relevant port name.

The additional function of the READ PORT mode is to check the A/D path. When the READ PORT function is disabled, the A/D path from the external pin to the internal analog input will be switched off if the A/D input pin function is not selected by the corresponding selection bits. For the MCU with A/D converter channels, such as A/D AN0~AN5, the desired A/D channel can be switched on by properly configuring the external analog input channel selection bits in the A/D Control Register together with the corresponding analog input pin function is selected. However, the additional function of the READ PORT mode is to force the A/D path to be switched on. For example, when the AN0 is selected as the analog input channel as the READ PORT function is enabled, the AN0 analog input path will be switched on even if the AN0 analog input pin function is not selected. In this way, the AN0 analog input path can be examined by internally connecting the digital output on this shared pin with the AN0 analog input pin switch and then converting the corresponding digital data without any external analog input voltage connected.

Note that the A/D converter reference voltage should be equal to the I/O power supply voltage when examining the A/D path using the READ PORT function.



A/D Channel Input Path Internally Connection

Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i"

Rev. 1.50 109 November 21, 2024



instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up function. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.

Timer Modules - TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes several Timer Modules, generally abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has either two or three interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Standard, Periodic and Audio Type TM sections.

Introduction

The device contains several TMs and each individual TM can be categorised as a certain type, namely Standard Type TM, Periodic Type TM or Audio Type TM. The number of the Audio type and Standard type TM is one, having a reference name of STM and ATM respectively. The remaining three TMs are Periodic type with a reference name of PTM0~PTM1. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Standard, Periodic and Audio Type TMs will be described in this section and the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the three types of TMs are summarised in the accompanying table.

TM Function	STM	PTM	ATM
Timer/Counter	V	√	√
Input Capture	√	√	_
Compare Match Output	√	√	\checkmark
PWM Output	√	√	√
Single Pulse Output	V	√	_
PWM Alignment	Edge	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period	Duty or Period

TM Function Summary

TM Operation

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running count-up counter whose value is then compared with the value of pre-programmed internal comparators. When the free running count-up counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

Rev. 1.50 110 November 21, 2024



TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the $xTnCK2\sim xTnCK0$ bits in the xTMn control registers, where "x" stands for S or P or A type TM and "n" stands for the specific TM serial number. For STM and ATM there is no serial number "n" in the relevant pin, register and control bit names since there are only an STM and an ATM in the device. The clock source can be a ratio of the system clock, f_{SYS} , or the internal high clock, f_H , the f_{SUB} clock source or the external xTCKn pin. The xTCKn pin clock source is used to allow an external signal to drive the TM as an external clock source for event counting.

TM Interrupts

The Standard and Periodic Type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. As the Audio Type TM has three internal comparators and comparator A or comparator B or comparator P compare match functions, it consequently has three internal interrupts. When a TM interrupt is generated, it can be used to clear the counter and also to change the state of the TM output pins.

TM External Pins

Each of the TMs, irrespective of what type, has one TM input pin, with the label xTCKn, while the STM and PTMn have another input pin, xTPnI. The xTMn input pin, xTCKn, is essentially a clock source for the xTMn and is selected using the xTnCK2~xTnCK0 bits in the xTMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCKn input pin can be chosen to have either a rising or falling active edge. The xTCKn pins are also used as the external trigger input pin in single pulse output mode for the STM and PTMn.

For STM and PTMn, another input pin, xTPnI, is the capture input whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the xTnIO1~xTnIO0 bits in the xTMnC1 register. There is another capture input, PTCKn, for PTMn capture input mode, which can be used as the external trigger input source except the PTPnI pin.

The TMs each have two output pins, with the label xTPn and xTPnB. The xTPnB pin outputs the inverted signal of the xTPn. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external xTPn and xTPnB output pins are also the pins where the TM generates the PWM output waveform.


As the TM input and output pins are pin-shared with other functions, the TM input and output functions must first be setup using relevant pin-shared function selection register. The details of the pin-shared function selection are described in the pin-shared function section.

STM		PT	·M	ATM		
Input	ut Output Input Output		Input	Output		
STCK, STPI	STP, STPB	PTCK0, PTP0I PTCK1, PTP1I	· '	ATCK	ATP/ATP_PWM1, ATPB/ATP_PWM2	


TM External Pins

Rev. 1.50 111 November 21, 2024






STM Function Pin Block Diagram



PTMn Function Pin Block Diagram (n=0~1)



ATM Function Pin Block Diagram


Programming Considerations

The TM Counter Registers and the Capture/Compare CCRA, CCRB and CCRP registers all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA, CCRB and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA, CCRB and CCRP low byte registers, named xTMnAL, ATMBL and PTMnRPL, using the following access procedures. Accessing the CCRA, CCRB or CCRP low byte registers without following these access procedures will result in unpredictable values.

Rev. 1.50 112 November 21, 2024





The following steps show the read and write procedures:


- · Writing Data to CCRA or CCRB or CCRP
 - Step 1. Write data to Low Byte xTMnAL, ATMBL or PTMnRPL
 - Note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte xTMnAH, ATMBH or PTMnRPH
 - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter Registers and CCRA, CCRB or CCRP
 - Step 1. Read data from the High Byte xTMnDH, xTMnAH, ATMBH or PTMnRPH
 - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte xTMnDL, xTMnAL, ATMBL or PTMnRPL
 - This step reads data from the 8-bit buffer.

Rev. 1.50 113 November 21, 2024



Standard Type TM - STM

The Standard Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Standard TM can be controlled with two external input pins and can drive two external output pins.



Note: The STM external pins are pin-shared with other functions, therefore before using the STM function, the pin-shared function registers must be set properly to enable the STM pin function. The STCK and STPI pins, if used, must also be set as an input by setting the corresponding bits in the port control register.

16-bit Standard Type TM Block Diagram

Standard Type TM Operation

The Standard Type TM core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 8-bit wide whose value is compared with the highest 8 bits in the counter while the CCRA is 16 bits and therefore compares all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the STON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, an STM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

Standard Type TM Register Description

Overall operation of the Standard TM is controlled using a series of registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. The STMRP register is used to store the 8-bit CCRP bits. The remaining two registers are control registers which setup the different operating and control modes.

Rev. 1.50 114 November 21, 2024



Register	Bit							
Name	7	6	5	4	3	2	1	0
STMC0	STPAU	STCK2	STCK1	STCK0	STON	_	_	_
STMC1	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR
STMDL	D7	D6	D5	D4	D3	D2	D1	D0
STMDH	D15	D14	D13	D12	D11	D10	D9	D8
STMAL	D7	D6	D5	D4	D3	D2	D1	D0
STMAH	D15	D14	D13	D12	D11	D10	D9	D8
STMRP	D7	D6	D5	D4	D3	D2	D1	D0

16-bit Standard TM Register List

STMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	STPAU	STCK2	STCK1	STCK0	STON	_	_	_
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
POR	0	0	0	0	0	_	_	_

Bit 7 STPAU: STM counter pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the STM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 STCK2~STCK0: STM counter clock selection

 $\begin{array}{c} 000: \, f_{SYS}/4 \\ 001: \, f_{SYS} \\ 010: \, f_{H}/16 \\ 011: \, f_{H}/64 \\ 100: \, f_{SUB} \\ 101: \, f_{SUB} \end{array}$

110: STCK rising edge clock 111: STCK falling edge clock

These three bits are used to select the clock source for the STM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the "Operating Modes and System Clocks" section.

Bit 3 STON: STM counter on/off control

0: Off 1: On

This bit controls the overall on/off function of the STM. Setting the bit high enables the counter to run while clearing the bit disables the STM. Clearing this bit to zero will stop the counter from counting and turn off the STM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the STM is in the Compare Match Output Mode, PWM Output Mode or Single Pulse Output Mode then the STM output pin will be reset to its initial condition, as specified by the STOC bit, when the STON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"



STMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **STM1~STM0**: STM operating mode selection

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the STM. To ensure reliable operation the STM should be switched off before any changes are made to the STM1 and STM0 bits. In the Timer/Counter Mode, the STM output pin state is undefined.

Bit 5~4 STIO1~STIO0: STM external pin function selection

Compare Match Output Mode

00: No change 01: Output low

10: Output high 11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single Pulse Output

Capture Input Mode

00: Input capture at rising edge of STPI

01: Input capture at falling edge of STPI

10: Input capture at rising/falling edge of STPI

11: Input capture disabled

Timer/Counter Mode

Unused

These two bits are used to determine how the STM external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the STM is running.

In the Compare Match Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a compare match occurs from the Comparator A. The STM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the STM output pin should be setup using the STOC bit in the STMC1 register. Note that the output level requested by the STIO1 and STIO0 bits must be different from the initial value setup using the STOC bit otherwise no change will occur on the STM output pin when a compare match occurs. After the STM output pin changes state, it can be reset to its initial level by changing the level of the STON bit from low to high.

In the PWM Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the STIO1 and STIO0 bits only after the STM has been switched off. Unpredictable PWM outputs will occur if the STIO1 and STIO0 bits are changed when the STM is running.

Bit 3 STOC: STM STP output control

Compare Match Output Mode

0: Initial low1: Initial high

Rev. 1.50 116 November 21, 2024



PWM Output Mode/Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the STM output pin. Its operation depends upon whether STM is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the STM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the STM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the STM output pin when the STON bit changes from low to high.

Bit 2 STPOL: STM STP output polarity control

0: Non-inverted

1: Inverted

This bit controls the polarity of the STP output pin. When the bit is set high the STM output pin will be inverted and not inverted when the bit is zero. It has no effect if the STM is in the Timer/Counter Mode.

Bit 1 STDPX: STM PWM duty/period control

0: CCRP – period; CCRA – duty 1: CCRP – duty; CCRA – period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 STCCLR: STM counter clear condition selection

0: Comparator P match1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Standard TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the STCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The STCCLR bit is not used in the PWM Output, Single Pulse Output or Capture Input Mode.

STMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit $7\sim 0$ **D7\simD0**: STM Counter Low Byte Register bit $7\sim$ bit 0 STM 16-bit Counter bit $7\sim$ bit 0

STMDH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: STM Counter High Byte Register bit 7 ~ bit 0 STM 16-bit Counter bit 15 ~ bit 8



STMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0:** STM CCRA Low Byte Register bit $7 \sim$ bit 0 STM 16-bit CCRA bit $7 \sim$ bit 0

STMAH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim0$ **D15\simD8**: STM CCRA High Byte Register bit $7\sim$ bit 0 STM 16-bit CCRA bit 15 \sim bit 8

STMRP Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: STM CCRP 8-bit Register, Compared with the STM Counter bit 15~bit 8 Comparator P Match period=

0: 65536 STM clocks

1~255: (1~255)×256 STM clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the STCCLR bit is cleared to zero. Setting the STCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.

Rev. 1.50 118 November 21, 2024



Standard Type TM Operation Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the STM1 and STM0 bits in the STMC1 register.

Compare Match Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the STCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both STMAF and STMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.


If the STCCLR bit in the STMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the STMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when STCCLR is high no STMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA cannot be cleared to "0".

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 16-bit, FFFF Hex, value, however here the STMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the STM output pin, will change state. The STM output pin condition however only changes state when an STMAF interrupt request flag is generated after a compare match occurs from Comparator A. The STMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the STM output pin. The way in which the STM output pin changes state are determined by the condition of the STIO1 and STIO0 bits in the STMC1 register. The STM output pin can be selected using the STIO1 and STIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the STM output pin, which is setup after the STON bit changes from low to high, is setup using the STOC bit. Note that if the STIO1 and STIO0 bits are zero then no pin change will take place.

Rev. 1.50 119 November 21, 2024






Compare Match Output Mode - STCCLR=0

Note: 1. With STCCLR=0 a Comparator P match will clear the counter

- 2. The STM output pin is controlled only by the STMAF flag
- 3. The output pin is reset to initial state by an STON bit rising edge

Rev. 1.50 November 21, 2024





Compare Match Output Mode - STCCLR=1

Note: 1. With STCCLR=1 a Comparator A match will clear the counter

- 2. The STM output pin is controlled only by the STMAF flag
- 3. The output pin is reset to its initial state by an STON bit rising edge
- 4. A STMPF flag is not generated when STCCLR=1

Rev. 1.50 121 November 21, 2024



Timer/Counter Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the STM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the STM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively. The PWM function within the STM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the STM output pin, a square waveform AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output mode, the STCCLR bit has no effect as the PWM period. Both of the CCRP and CCRA registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one register is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the STDPX bit in the STMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The STOC bit in the STMC1 register is used to select the required polarity of the PWM waveform while the two STIO1 and STIO0 bits are used to enable the PWM output or to force the STM output pin to a fixed high or low level. The STPOL bit is used to reverse the polarity of the PWM output waveform.

• 16-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=0

CCRP	1~255	0			
Period	CCRP×256	65536			
Duty	CCRA				

If f_{SYS}=16MHz, STM clock source is f_{SYS}/4, CCRP=2 and CCRA=128,

The STM PWM output frequency= $(f_{SYS}/4)/(2\times256)=f_{SYS}/2048=8kHz$, duty= $128/(2\times256)=25\%$.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


• 16-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=1

CCRP	1~255	0		
Period	CCRA			
Duty	CCRP×256	65536		

The PWM output period is determined by the CCRA register value together with the STM clock while the PWM duty cycle is defined by the CCRP register value.

Rev. 1.50 122 November 21, 2024






Note: 1. Here STDPX=0 – Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when STIO[1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation





- Note: 1. Here STDPX=1 Counter cleared by CCRA 2. A counter clear sets the PWM Period
 - 3. The internal PWM function continues even when STIO[1:0]=00 or 01
 - 4. The STCCLR bit has no influence on PWM operation

Rev. 1.50 124 November 21, 2024




Single Pulse Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the STM output pin.

The trigger for the pulse output leading edge is a low to high transition of the STON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the STON bit can also be made to automatically change from low to high using the external STCK pin, which will in turn initiate the Single Pulse output. When the STON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The STON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the STON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.


However a compare match from Comparator A will also automatically clear the STON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate an STM interrupt. The counter can only be reset back to zero when the STON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The STCCLR and STDPX bits are not used in this Mode.



Single Pulse Generation

Rev. 1.50 125 November 21, 2024





Single Pulse Output Mode

Note: 1. Counter stopped by CCRA

- 2. CCRP is not used
- 3. The pulse triggered by the STCK pin or by setting the STON bit high
- 4. A STCK pin active edge will automatically set the STON bit high
- 5. In the Single Pulse Output Mode, STIO[1:0] must be set to "11" and cannot be changed

Rev. 1.50 November 21, 2024



Capture Input Mode


To select this mode bits STM1 and STM0 in the STMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the STPI pin, whose active edge can be a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the STIO1 and STIO0 bits in the STMC1 register. The counter is started when the STON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the STPI pin the present value in the counter will be latched into the CCRA registers and an STM interrupt generated. Irrespective of what events occur on the STPI pin the counter will continue to free run until the STON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, an STM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The STIO1 and STIO0 bits can select the active trigger edge on the STPI pin to be a rising edge, falling edge or both edge types. If the STIO1 and STIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the STPI pin, however it must be noted that the counter will continue to run.

There are some considerations that should be noted. If the captured pulse width is less than 2 timer clock periods, it may be ignored by hardware. After the counter value is latched to the CCRA registers by an active capture edge, the STMAF flag will be set high after 0.5 timer clock periods. The delay time from the active capture edge received to the action of latching counter value to CCRA registers is less than 1.5 timer clock periods.

The STCCLR and STDPX bits are not used in this Mode.





Capture Input Mode

Note: 1. STM[1:0]=01 and active edge set by the STIO[1:0] bits


- 2. A STM Capture input pin active edge transfers the counter value to CCRA
- 3. STCCLR bit not used
- 4. No output function STOC and STPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero
- 6. The capture input mode cannot be used if the selected STM counter clock is not available

Rev. 1.50 128 November 21, 2024



Periodic Type TM - PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic TM can also be controlled with two external input pins and can drive two external output pins.



Note: The PTMn external pins are pin-shared with other functions, therefore before using the PTMn function the pin-shared function registers must be set properly to enable the PTMn pin function. The PTCKn and PTPnI pins, if used, must also be set as an input by setting the corresponding bits in the port control register.

10-bit Periodic Type TM Block Diagram (n=0~1)

Periodic Type TM Operation

The size of Periodic Type TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP and CCRA comparators are 10-bit wide whose value is respectively compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program is to clear the counter by changing the PTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTMn interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

Periodic Type TM Register Description

Overall operation of the Periodic TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Rev. 1.50 129 November 21, 2024



Register		Bit									
Name	7	6	5	4	3	2	1	0			
PTMnC0	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	_	_	_			
PTMnC1	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR			
PTMnDL	D7	D6	D5	D4	D3	D2	D1	D0			
PTMnDH	_	_	_	_	_	_	D9	D8			
PTMnAL	D7	D6	D5	D4	D3	D2	D1	D0			
PTMnAH	_	_	_	_	_	_	D9	D8			
PTMnRPL	D7	D6	D5	D4	D3	D2	D1	D0			
PTMnRPH	_	_	_	_	_	_	D9	D8			

10-bit Periodic TM Register List (n=0~1)

• PTMnC0 Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	_	_	_
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
POR	0	0	0	0	0	_	_	_

Bit 7 **PTnPAU**: PTMn counter pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 PTnCK2~PTnCK0: PTMn counter clock selection

000: f_{SYS}/4 001: f_{SYS} 010: f_H/16 011: f_H/64 100: f_{SUB} 101: f_{SUB}

110: PTCKn rising edge clock111: PTCKn falling edge clock

These three bits are used to select the clock source for the PTMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the "Operating Modes and System Clocks" section.

Bit 3 **PTnON**: PTMn counter on/off control

0: Off 1: On

This bit controls the overall on/off function of the PTMn. Setting the bit high enables the counter to run while clearing the bit disables the PTMn. Clearing this bit to zero will stop the counter from counting and turn off the PTMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the PTMn is in the Compare Match Output Mode, PWM Output Mode or Single Pulse Output Mode then the PTMn output pin will be reset to its initial condition, as specified by the PTnOC bit, when the PTnON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

Rev. 1.50 130 November 21, 2024



• PTMnC1 Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PTnM1~PTnM0**: PTMn operating mode selection

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the PTMn. To ensure reliable operation the PTMn should be switched off before any changes are made to the PTnM1 and PTnM0 bits. In the Timer/Counter Mode, the PTMn output pin state is undefined.

Bit 5~4 **PTnIO1~PTnIO0**: PTMn external pin function selection

Compare Match Output Mode

00: No change 01: Output low

10: Output high 11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single Pulse Output

Capture Input Mode

00: Input capture at rising edge of PTPnI or PTCKn

01: Input capture at falling edge of PTPnI or PTCKn

10: Input capture at rising/falling edge of PTPnI or PTCKn

11: Input capture disabled

Timer/Counter Mode

Unused

These two bits are used to determine how the PTMn external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTMn is running.

In the Compare Match Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a compare match occurs from the Comparator A. The PTMn output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTMn output pin should be setup using the PTnOC bit in the PTMnC1 register. Note that the output level requested by the PTnIO1 and PTnIO0 bits must be different from the initial value setup using the PTnOC bit otherwise no change will occur on the PTMn output pin when a compare match occurs. After the PTMn output pin changes state, it can be reset to its initial level by changing the level of the PTnON bit from low to high.

In the PWM Output Mode, the PTnIO1 and PTnIO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PTMn output function is modified by changing these two bits. It is necessary to only change the values of the PTnIO1 and PTnIO0 bits only after the PTMn has been switched off. Unpredictable PWM outputs will occur if the PTnIO1 and PTnIO0 bits are changed when the PTMn is running.



Bit 3 **PTnOC**: PTMn PTPn output control

Compare Match Output Mode

0: Initial low 1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low 1: Active high

This is the output control bit for the PTMn output pin. Its operation depends upon whether PTMn is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the PTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTMn output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTMn output pin when the PTnON bit changes from low to high.

Bit 2 **PTnPOL**: PTMn PTPn output polarity control

0: Non-inverted 1: Inverted

This bit controls the polarity of the PTPn output pin. When the bit is set high the PTMn output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTMn is in the Timer/Counter Mode.

Bit 1 **PTnCAPTS**: PTMn capture trigger source selection

0: From PTPnI pin 1: From PTCKn pin

Bit 0 **PTnCCLR**: PTMn counter clear condition selection

0: Comparator P match1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTnCCLR bit is not used in the PWM Output, Single Pulse Output or Capture Input Mode.

PTMnDL Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn Counter Low Byte Register bit $7 \sim$ bit 0 PTMn 10-bit Counter bit $7 \sim$ bit 0

• PTMnDH Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1\sim 0$ **D9\simD8**: PTMn Counter High Byte Register bit $1\sim$ bit 0

PTMn 10-bit Counter bit 9 ~ bit 8

Rev. 1.50 132 November 21, 2024



• PTMnAL Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn CCRA Low Byte Register bit $7 \sim$ bit 0 PTMn 10-bit CCRA bit $7 \sim$ bit 0

• PTMnAH Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTMn CCRA High Byte Register bit 1 ~ bit 0 PTMn 10-bit CCRA bit $9 \sim \text{bit } 8$

• PTMnRPL Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn CCRP Low Byte Register bit $7 \sim$ bit 0 PTMn 10-bit CCRP bit $7 \sim$ bit 0

• PTMnRPH Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTMn CCRP High Byte Register bit $1 \sim$ bit $0 \sim$

PTMn 10-bit CCRP bit 9 ~ bit 8



Periodic Type TM Operation Modes

The Periodic Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTnM1 and PTnM0 bits in the PTMnC1 register.

Compare Match Output Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMnAF and PTMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.


If the PTnCCLR bit in the PTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTnCCLR is high no PTMnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA cannot be cleared to "0".

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the PTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTMn output pin will change state. The PTMn output pin condition however only changes state when a PTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTMn output pin. The way in which the PTMn output pin changes state are determined by the condition of the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The PTMn output pin can be selected using the PTnIO1 and PTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTMn output pin, which is setup after the PTnON bit changes from low to high, is setup using the PTnOC bit. Note that if the PTnIO1 and PTnIO0 bits are zero then no pin change will take place.

Rev. 1.50 134 November 21, 2024






Compare Match Output Mode - PTnCCLR=0 (n=0~1)

Note: 1. With PTnCCLR=0, a Comparator P match will clear the counter

- 2. The PTMn output pin is controlled only by the PTMnAF flag
- 3. The output pin is reset to its initial state by a PTnON bit rising edge





Compare Match Output Mode - PTnCCLR=1 (n=0~1)

Note: 1. With PTnCCLR=1, a Comparator A match will clear the counter

- 2. The PTMn output pin is controlled only by the PTMnAF flag
- 3. The output pin is reset to its initial state by a PTnON bit rising edge
- 4. A PTMnPF flag is not generated when PTnCCLR=1

Rev. 1.50 136 November 21, 2024



Timer/Counter Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the PTMn output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the PTMn output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively. The PWM function within the PTMn is useful for applications which require functions such as motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the PTMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTnCCLR bit has no effect as the PWM period. Both of the CCRP and CCRA registers are used to generate the PWM waveform, the CCRP register is used to clear the internal counter and thus control the PWM waveform frequency, while the CCRA register is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTnOC bit in the PTMnC1 register is used to select the required polarity of the PWM waveform while the two PTnIO1 and PTnIO0 bits are used to enable the PWM output or to force the PTMn output pin to a fixed high or low level. The PTnPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bit PTMn, PWM Output Mode, Edge-aligned Mode

CCRP	1~1023	0			
Period	1~1023	1024			
Duty	CCRA				


If f_{SYS}=16MHz, PTMn clock source select f_{SYS}/4, CCRP=512 and CCRA=128,

The PTMn PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=8kHz$, duty=128/512=25%,

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

Rev. 1.50 137 November 21, 2024





Note: 1. The counter is cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when PTnIO[1:0]=00 or 01
- 4. The PTnCCLR bit has no influence on PWM operation

Rev. 1.50 138 November 21, 2024




Single Pulse Output Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively and also the PTnIO1 and PTnIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTMn output pin.

The trigger for the pulse output leading edge is a low to high transition of the PTnON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the PTnON bit can also be made to automatically change from low to high using the external PTCKn pin, which will in turn initiate the Single Pulse output. When the PTnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.


However a compare match from Comparator A will also automatically clear the PTnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTMn interrupt. The counter can only be reset back to zero when the PTnON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTnCCLR is not used in this Mode.



Single Pulse Generation (n=0~1)

Rev. 1.50 139 November 21, 2024





Single Pulse Output Mode (n=0~1)

Note: 1. Counter stopped by CCRA

- 2. CCRP is not used
- 3. The pulse triggered by the PTCKn pin or by setting the PTnON bit high
- 4. A PTCKn pin active edge will automatically set the PTnON bit high
- 5. In the Single Pulse Output Mode, PTnIO[1:0] must be set to "11" and cannot be changed

Rev. 1.50 140 November 21, 2024



Capture Input Mode

To select this mode bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPnI or PTCKn pin, selected by the PTnCAPTS bit in the PTMnC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The counter is started when the PTnON bit changes from low to high which is initiated using the application program.


When the required edge transition appears on the PTPnI or PTCKn pin the present value in the counter will be latched into the CCRA registers and a PTMn interrupt generated. Irrespective of what events occur on the PTPnI or PTCKn pin the counter will continue to free run until the PTnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTMn interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTnIO1 and PTnIO0 bits can select the active trigger edge on the PTPnI or PTCKn pin to be a rising edge, falling edge or both edge types. If the PTnIO1 and PTnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTPnI or PTCKn pin, however it must be noted that the counter will continue to run.

There are some considerations that should be noted. If PTCKn is used as the capture input source, then it cannot be selected as the PTMn clock source. If the captured pulse width is less than 2 timer clock periods, it may be ignored by hardware. After the counter value is latched to the CCRA registers by an active capture edge, the PTMnAF flag will be set high after 0.5 timer clock periods. The delay time from the active capture edge received to the action of latching counter value to CCRA registers is less than 1.5 timer clock periods.

The PTnCCLR, PTnOC and PTnPOL bits are not used in this Mode.

Rev. 1.50 141 November 21, 2024





Capture Input Mode (n=0~1)

Note: 1. PTnM[1:0]=01 and active edge set by the PTnIO[1:0] bits


- 2. A PTMn Capture input pin active edge transfers the counter value to CCRA
- 3. PTnCCLR bit not used
- 4. No output function PTnOC and PTnPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to
- 6. The capture input mode cannot be used if the selected PTMn counter clock is not available

Rev. 1.50 142 November 21, 2024



Audio Type TM - ATM

The Audio Type TM contains three operating modes which are Compare Match Output, Timer/Event Counter and PWM Output modes. Here the PWM Output mode contains two sub-modes, namely Normal PWM Output mode and Audio PWM Output mode. The Audio type TM can also be controlled with an external input pin and can drive more than one external output pins. These output signals can be the same signal or the inverse signals. When the Audio PWM Output mode is enabled, the Audio PWM outputs will be generated on the ATP_PWM1 and ATP_PWM2 pins and can be used to drive speakers through an external PWM driver.



- Note: 1. The ATM external pins are pin-shared with other functions, therefore before using the ATM function, the pin-shared function registers must be set properly to enable the ATM pin function. The ATCK pin, if used, must also be set as an input by setting the corresponding bits in the port control register.
 - 2. Only in the Audio PWM Output mode, the ATP_PWM1 and ATP_PWM2 pin functions are used. In other ATM modes including Compare match output mode and Normal PWM Output mode, the pins are used as ATP and ATPB functions. The ATPB is inverted signal of the ATP output.

10-bit Audio Type TM Block Diagram

Audio Type TM Operation

The size of Audio Type TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also three internal comparators with the names, Comparator A, Comparator B and Comparator P. These comparators will compare the value in the counter with the CCRA, CCRB and CCRP registers. The CCRP comparator is 8-bit wide whose value is compared with the highest 8 bits in the counter while the CCRA and CCRB comparators are 10-bit wide and therefore compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the ATON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, an ATM interrupt signal will also usually be generated. The Audio Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control more than one output pins. All operating setup conditions are selected using relevant internal registers.

Rev. 1.50 143 November 21, 2024



Audio Type TM Register Description

Overall operation of the Audio Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRB values. The ATMRP register is used to store the 8-bit CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Register					Bit			
Name	7	6	5	4	3	2	1	0
ATMC0	ATPAU	ATCK2	ATCK1	ATCK0	ATON	_	_	ATPWM_SEL
ATMC1	ATM1	ATM0	ATIO1	ATIO0	ATOC	ATPOL	ATDPX	ATCCLR
ATMDL	D7	D6	D5	D4	D3	D2	D1	D0
ATMDH	_	_	_	_	_	_	D9	D8
ATMAL	D7	D6	D5	D4	D3	D2	D1	D0
ATMAH	_	_	_	_	_	_	D9	D8
ATMBL	D7	D6	D5	D4	D3	D2	D1	D0
ATMBH	_	_	_	_	_	_	D9	D8
ATMRP	ATRP7	ATRP6	ATRP5	ATRP4	ATRP3	ATRP2	ATRP1	ATRP0

10-bit Audio Type TM Register List

ATMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	ATPAU	ATCK2	ATCK1	ATCK0	ATON	_	_	ATPWM_SEL
R/W	R/W	R/W	R/W	R/W	R/W	_	_	R/W
POR	0	0	0	0	0	_	_	0

Bit 7 **ATPAU**: ATM counter pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the ATM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to

a low value again.

Bit 6~4 ATCK2~ATCK0: ATM counter clock selection

 $\begin{array}{c} 000: \, f_{SYS}/4 \\ 001: \, f_{SYS} \\ 010: \, f_{H}/16 \\ 011: \, f_{H}/64 \\ 100: \, f_{SUB} \\ 101: \, f_{H} \end{array}$

110: ATCK rising edge clock 111: ATCK falling edge clock

These three bits are used to select the clock source for the ATM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the "Operating Modes and System Clocks" section.

Bit 3 ATON: ATM counter on/off control

0: Off 1: On

This bit controls the overall on/off function of the ATM. Setting the bit high enables the counter to run while clearing the bit disables the ATM. Clearing this bit to zero

Rev. 1.50 144 November 21, 2024



will stop the counter from counting and turn off the ATM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value. If the ATM is in the Compare Match Output Mode or the PWM Output Mode then the ATM output pin will be reset to its initial condition as specified by the ATOC bit, when the ATON bit changes from low to high.

Bit 2~1 Unimplemented, read as "0"

Bit 0 ATPWM_SEL: ATM PWM output mode selection

0: Normal PWM Output Mode

1: Audio PWM Output Mode

This bit controls the PWM Output Mode selection. When the PWM output mode has been selected using the relevant bits in the ATMC1 register, then setting this bit high will switch the ATM operation from Normal PWM Output mode to the Audio PWM Output mode.

ATMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	ATM1	ATM0	ATIO1	ATIO0	ATOC	ATPOL	ATDPX	ATCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **ATM1~ATM0**: ATM operating mode selection

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the ATM. To ensure reliable operation the ATM should be switched off before any changes are made to the ATM1 and ATM0 bits. In the Timer/Counter Mode, the ATM output pin state is undefined.

Bit 5~4 ATIO1~ATIO0: ATM external pin function selection

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Undefined

Timer/Counter Mode

Unused

These two bits are used to determine how the ATM external pin changes state when a certain condition is reached. The function that these bits select depends upon the mode in which the ATM is running.

In the Compare Match Output Mode, the ATIO1 and ATIO0 bits determine how the ATM output pin changes state when a compare match occurs from Comparator A. The ATM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the ATM output pin should be setup using the ATOC bit in the ATMC1 register. Note that the output level requested by the ATIO1 and ATIO0 bits must be different from the initial value setup using the ATOC bit otherwise no change will occur on the ATM output pin when a compare match occurs. After the ATM output pin changes state, it can be reset to its initial level by changing the level of the ATON bit from low to high.



In the PWM Output Mode, the ATIO1 and ATIO0 bits determine how the ATM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the ATIO1 and ATIO0 bits only after the ATM has been switched off. Unpredictable PWM outputs will occur if the ATIO1 and ATIO0 bits are changed when the ATM is running.

Bit 3 ATOC: ATM output pin control

Compare Match Output Mode

0: Initial low 1: Initial high PWM Output Mode

0: Active low 1: Active high

This is the output control bit for the ATM output pins. Its operation depends upon whether the ATM is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the ATM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the ATP output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 **ATPOL**: ATM output polarity control

0: Non-invert

1: Invert

This bit controls the polarity of the ATM output. When the bit is set high the ATM output pin will be inverted and not inverted when the bit is zero. It has no effect if the ATM is in the Timer/Counter Mode.

Bit 1 ATDPX: ATM PWM period/duty control

0: CCRP – period; CCRA – duty 1: CCRP – duty; CCRA – period

This bit determines which register of the CCRA and CCRP is used to control either frequency or duty cycle of the PWM waveform in the Normal PWM Output Mode. However if the Audio PWM Output Mode is selected by setting the ATPWM_SEL bit high, the ATDPX bit will be cleared to zero by hardware which means that the period values of output waveforms on the ATP_PWM1 and ATP_PWM2 will be controlled by the CCRP while their duty cycle values are controlled by the CCRA and CCRB.

Bit 0 ATCCLR: ATM counter clear condition selection

0: Comparator P match

1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Audio TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the ATCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The ATCCLR bit is not used in the PWM Output Mode.

ATMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: ATM Counter Low Byte Register bit 7 ~ bit 0 ATM 10-bit Counter bit 7 ~ bit 0

Rev. 1.50 146 November 21, 2024



ATMDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

ATM 10-bit Counter bit $9 \sim bit 8$

ATMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim0$ **D7\simD0**: ATM CCRA Low Byte Register bit $7\sim$ bit 0 ATM 10-bit CCRA bit $7\sim$ bit 0

• ATMAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: ATM CCRA High Byte Register bit 1 ~ bit 0 ATM 10-bit CCRA bit $9 \sim \text{bit } 8$

• ATMBL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: ATM CCRB Low Byte Register bit $7 \sim$ bit 0 ATM 10-bit CCRB bit $7 \sim$ bit 0

ATMBH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1\sim 0$ **D9\simD8**: ATM CCRB High Byte Register bit $1\sim$ bit 0

ATM 10-bit CCRB bit 9 ~ bit 8



ATMRP Register

Bit	7	6	5	4	3	2	1	0
Name	ATRP7	ATRP6	ATRP5	ATRP4	ATRP3	ATRP2	ATRP1	ATRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 ATRP7~ATRP0: ATM CCRP 8-bit register, compared with the ATM Counter bit 9~bit 2

Comparator P Match Period=

0: 1024 ATM clocks

1~255: (1~255)×4 ATM clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the ATCCLR bit is cleared to zero. Setting the ATCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 4 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.

Audio Type TM Operation Modes

The Audio Type TM can operate in one of three operating modes, Compare Match Output Mode, Timer/Counter Mode and PWM Output Mode. The operating mode is selected using the ATM1 and ATM0 bits in the ATMC1 register.

Compare Match Output Mode


To select this mode, bits ATM1 and ATM0 in the ATMC1 register, should be set to 00. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the ATCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both ATMAF and ATMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the ATCCLR bit in the ATMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the ATMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when ATCCLR is high no ATMPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the ATMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the ATM output pin will change state. The ATM output pin condition however only changes state when an ATMAF interrupt request flag is generated after a compare match occurs from Comparator A. The ATMPF interrupt request flag, generated from a compare match with Comparator P, will have no effect on the ATM output pin. The way in which the ATM output pin changes state are determined by the condition of the ATIO1 and ATIO0 bits in the ATMC1 register. The ATM output pin can be selected using the ATIO1 and ATIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the ATM output pin, which is setup after the ATON bit changes from low to high, is setup using the ATOC bit. Note that if the ATIO1 and ATIO0 bits are zero then no pin change will take place.

Rev. 1.50 148 November 21, 2024






Compare Match Output Mode – ATCCLR=0

Note: 1. With ATCCLR=0, a Comparator P match will clear the counter

- 2. The ATM output pin is controlled only by the ATMAF flag
- 3. The output pin is reset to its initial state by an ATON bit rising edge

Rev. 1.50 149 November 21, 2024





Compare Match Output Mode - ATCCLR=1

Note: 1. With ATCCLR=1, a Comparator A match will clear the counter

- 2. The ATM output pin is controlled only by the ATMAF flag
- 3. The output pin is reset to its initial state by an ATON bit rising edge
- 4. The ATMPF flag is not generated when ATCCLR=1

Rev. 1.50 November 21, 2024



Timer/Counter Mode

To select this mode, bits ATM1 and ATM0 in the ATMC1 register should be set to 11. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the ATM output pin is not used. Therefore, the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the ATM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits ATM1 and ATM0 in the ATMC1 register should first be set to 10. The PWM function within the ATM is useful for applications which require functions such as a speaker driver, motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the ATM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values. As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM output mode, the ATCCLR bit has no effect on the PWM operation.

For this device, the PWM output can operate in two modes which are Normal PWM Output Mode and Audio PWM Output Mode and are selected using the ATPWM_SEL bit in the ATMC0 register. The control bits and differences between the Normal PWM Output Mode and Audio PWM Output Mode are summarised in the accompanying table.

Item	Normal PWM Output Mode	Audio PWM Output Mode			
ATPWM_SEL Bit	0	1			
ATM CCRB Interrupt	×	\checkmark			
Output Pins	ATP, ATPB	ATP_PWM1, ATP_PWM2			
PWM Output Control	ATIO1~ATIO0 bits				
Output Active Level	ATC	OC bit			
Output Polarity Control	ATP(OL bit			
Period/Duty Control	ATDPX bit	ATDPX bit is always 0. The Audio PWM period is controlled by CCRP.			

Normal/Audio PWM Output Mode Comparison Table

Normal PWM Output Mode

In the Normal PWM Output Mode, both of the CCRP and CCRA registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the ATDPX bit in the ATMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

If the defined Duty value is equal to or greater than the Period value, then the PWM output duty is undefined.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The ATOC bit in the ATMC1 register is used to select the required polarity of the PWM waveform while the two ATIO1 and ATIO0 bits are used to enable the PWM output or to force the ATM output pin to a fixed high or low level. The ATPOL bit is used to reverse the polarity of the PWM output waveform.

Rev. 1.50 151 November 21, 2024



• 10-bit ATM, Normal PWM Output Mode, Edge-aligned Mode, ATDPX=0

CCRP	1~255	0		
Period	CCRP×4	1024		
Duty	CCRA			


If f_{SYS}=8MHz, ATM clock source is f_{SYS}/4, CCRP=64 and CCRA=64,

The ATM PWM output frequency= $(f_{SYS}/4)/(64\times4)=f_{SYS}/1024=7.8125$ kHz, duty= $64/(64\times4)=25\%$,

• 10-bit ATM, Normal PWM Output Mode, Edge-aligned Mode, ATDPX=1

CCRP	1~255	0	
Period	CCRA		
Duty	CCRP×4	1024	

The PWM output period is determined by the CCRA register value together with the ATM clock while the PWM duty cycle is defined by the CCRP register value.




ATM Normal PWW Output Wode - A

Note: 1. Here ATM[1:0]=10, ATPWM_SEL=0 and ATDPX=0

- 2. The counter is cleared by CCRP
- 3. A counter clear sets the PWM Period
- 4. The internal PWM function continues running even when ATIO[1:0]=00 or 01
- 5. The ATCCLR bit has no influence on PWM operation

Rev. 1.50 152 November 21, 2024





ATM Normal PWM Output Mode - ATDPX=1

Note: 1. Here ATM[1:0]=10, ATPWM_SEL=0 and ATDPX=1

- 2. The counter is cleared by CCRA
- 3. A counter clear sets the PWM Period
- 4. The internal PWM function continues running even when ATIO[1:0]=00 or 01
- 5. The ATCCLR bit has no influence on PWM operation



Audio PWM Output Mode


In the Audio PWM Output Mode, the CCRA, CCRB and CCRP registers are all used to generate the PWM waveforms on ATP_PWM1 and ATP_PWM2. The CCRP register is used to clear the internal counter and thus control the frequency of the two PWM outputs on the ATP_PWM1 and ATP_PWM2 pins, while the CCRA and CCRB registers are used to control the duty cycles of these two signals respectively.

An interrupt can be generated when a compare match occurs from either Comparator A, Comparator B or Comparator P. Except that the ATDPX bit is maintained at a zero value by hardware in the Audio PWM Output Mode, other control bits that control the ATP_PWM1 and ATP_PWM2 are the same as the Normal PWM Output mode.

Note that as in the Audio PWM Output Mode, the CCRP, CCRA and CCRB all have a shadow function, when writing a new data into the CCRA, CCRB or CCRP registers, the CCRA, CCRB or CCRP will not be updated immediately by hardware until the current CCRP counter overflows and an ATMPF interrupt flag is set.

Rev. 1.50 154 November 21, 2024






ATM Audio PWM Output Mode - Change CCRA Value

- Note: 1. ATM[1:0]=10, ATPWM_SEL=1
 - 2. The counter is cleared by CCRP
 - 3. A counter clear sets the PWM Period
 - 4. CCRA defines ATP PWM1 duty while CCRB defines ATP PWM2 duty
 - 5. The internal PWM function continues running even when ATIO[1:0]=00 or 01
 - 6. The ATCCLR bit has no influence on PWM operation, the ATDPX bit is kept at 0 by hardware

Rev. 1.50 155 November 21, 2024






ATM Audio PWM Output Mode - Change CCRB Value

Note: 1. ATM[1:0]=10, ATPWM SEL=1

- 2. The counter is cleared by CCRP
- 3. A counter clear sets the PWM Period
- 4. CCRA defines ATP_PWM1 duty while CCRB defines ATP_PWM2 duty
- 5. The internal PWM function continues running even when ATIO[1:0]=00 or 01
- 6. The ATCCLR bit has no influence on PWM operation, the ATDPX bit is kept at 0 by hardware

Rev. 1.50 November 21, 2024





ATM Audio PWM Output Mode - Change CCRP Value

Note: 1. ATM[1:0]=10, ATPWM SEL=1


- 2. The counter is cleared by CCRP
- 3. A counter clear sets the PWM Period
- 4. CCRA defines ATP_PWM1 duty while CCRB defines ATP_PWM2 duty
- 5. The internal PWM function continues running even when ATIO[1:0]=00 or 01
- 6. The ATCCLR bit has no influence on PWM operation, the ATDPX bit is kept at 0 by hardware

Rev. 1.50 157 November 21, 2024




Audio PWM Output Usage Description

When operating in the Audio PWM Output Mode, the ATM is used to generate audio PWM waveforms according to decompressed PCM voice data that can then drive speakers through an external PWM driver. The following example introduces how to process 16-bit unsigned PCM voice data and write correct data into the CCRP, CCRA and CCRB registers to generate the corresponding audio PWM outputs.



Audio PWM Output Application Schematic Diagram

The Audio PWM has two output modes, one is called the Differential Mode and the other is the Single Mode. Their output waveforms are illustrated in the following diagrams.



The following provides a description of how to use the ATM function in this device to generate the Differential and Single Audio PWM outputs. In this example, the PWM resolution is 8-bit and the system clock is derived from f_H which is 8MHz. To generated the following Audio PWM output signals, the CCRA, CCRB and CCRP register together with the relevant ATM control registers should be setup according to the steps below.

- Step 1 Configure the ATMC0 Register
 Select the ATM counter clock to be from either f_{SYS} or f_H by setting the ATCK2~ATCK0 bits in the ATMC0 register to "001" or "101". Set the ATPWM_SEL bit in the ATMC0 register to "1" to select the Audio PWM Output Mode. The ATMC0 register value will now be "00010--1b".
- Step 2 Configure the ATMC1 Register
 Set the ATM1~ATM0 bits in the ATMC1 register to "10" and ATIO1~ATIO0 bits to "10" to
 ensure that the ATM is used with the PWM output. Then set the ATOC bit to "1" and ATPOL bit
 to "0" to select the PWM output to be active high and non-inverted. The ATMC1 register value
 will now be "10101000b".
- Step 3 Configure the ATMRP Register
 Set the ATMRP register to "01000000b" to select the Comparator P match period as 256
 ATM clocks. Therefore, the Audio PWM frequency=(f_{SYS})/256=31.25kHz. Of course, if the ATCK2~ATCK0 bits value is "000", the corresponding Audio PWM frequency is (f_{SYS}/4)/256=7.8125kHz.

Rev. 1.50 158 November 21, 2024



- Step 4 Pin-shared function selection
 Correctly set the PAS13~PAS10 bits in the PAS1 register or set the PDS13~PDS10 bits in the PDS1 register to select the pin as corresponding ATP_PWM1 and ATP_PWM2 function.
- Step 5 Enable the ATM function
 After setting up the other ATM related functions, such as interrupts, etc., then set the ATON bit in the ATMC0 register to "1" to enable the ATM counter to run.
- Step 6 Update CCRA and CCRB Values
 According to the input data, the CCRA and CCRB values should be updated. Refer to the following section for the calculation of the CCRA and CCRB values.

As there are two types of Audio PWM output waveforms, Differential mode and Single mode, the calculation methods are different for these two types.

Example 1 - Audio PWM Output Differential Mode, DIN[15:0]=4000H


For example, DIN[15:0]=4000H (unsigned voice data), to generate the differential PWM outputs on ATP_PWM1 and ATP_PWM2 as shown in the timing diagram below.

DIN[15:0]=4000H, DINB[15:0]=~DIN[15:0]=BFFFH

The higher 8-bit of DIN: DIN[15:8]=40H=64, DINB[15:8]=BFH=191

For ATP PWM1: 8-bit DIN[15:8]=40H=64=CCRA, Duty=64/256≈25%

For ATP_PWM2: 8-bit DINB[15:8]=BFH=191=CCRB, Duty=191/256≈75%



Example 2 - Audio PWM Output Differential Mode, DIN[15:0]=C000H


For example, DIN[15:0]=C000H (unsigned voice data), to generate the differential PWM outputs on ATP_PWM1 and ATP_PWM2 as shown in the timing diagram below.

DIN[15:0]=C000H, DINB[15:0]=~DIN[15:0]=3FFFH

The higher 8-bit of DIN: DIN[15:8]=C0H=192, DINB[15:8]=3FH=63

For ATP PWM1: 8-bit DIN[15:8]=C0H=192=CCRA, Duty=192/256≈75%

For ATP PWM2: 8-bit DINB[15:8]=3FH=63=CCRB, Duty=63/256≈25%



Rev. 1.50 159 November 21, 2024



From the Example $1 \sim$ Example 2 above, the calculation method for the CCRA/CCRB values converted from the DIN[15:0] unsigned voice data for Audio PWM Differential mode can be obtained.

CCRA=DIN[15:8]

CCRB=DINB[15:8]=~DIN[15:8]

The ATP_PWM1 and ATP_PWM2 output signal duty and the corresponding CCRA and CCRB values in the PWM output differential mode are shown in the following table.

DIN[15:0] (Unsigned Voice Data)	ATP_PWM1 Output	ATP_PWM2 Output	CCRA/CCRB Settings
(00H, 00H)	Pulse Duty≈0%	Pulse Duty≈100%	CCRA=DIN[15:8]=00H CCRB=~DIN[15:8]=FFH
(20H, 00H)	Pulse Duty≈12.5%	Pulse Duty≈87.5%	CCRA=DIN[15:8]=20H CCRB=~DIN[15:8]=DFH
(40H, 00H)	Pulse Duty≈25%	Pulse Duty≈75%	CCRA=DIN[15:8]=40H CCRB=~DIN[15:8]=BFH
(60H, 00H)	Pulse Duty≈37.5%	Pulse Duty≈62.5%	CCRA=DIN[15:8]=60H CCRB=~DIN[15:8]=9FH
(80H, 00H)	Pulse Duty≈50%	Pulse Duty≈50%	CCRA=DIN[15:8]=80H CCRB=~DIN[15:8]=7FH
(A0H, 00H)	Pulse Duty≈62.5%	Pulse Duty≈37.5%	CCRA=DIN[15:8]=A0H CCRB=~DIN[15:8]=5FH
(C0H, 00H)	Pulse Duty≈75%	Pulse Duty≈25%	CCRA=DIN[15:8]=C0H CCRB=~DIN[15:8]=3FH
(E0H, 00H)	Pulse Duty≈87.5%	Pulse Duty≈12.5%	CCRA=DIN[15:8]=E0H CCRB=~DIN[15:8]=1FH
(FFH, FFH)	Pulse Duty≈100%	Pulse Duty≈0%	CCRA=DIN[15:8]=FFH CCRB=~DIN[15:8]=00H

CCRA/CCRB Values - Audio PWM Output Differential Mode

Example 3 - Audio PWM Output Single Mode, DIN[15:0]=4000H

For example, DIN[15:0]=4000H (unsigned voice data), to generate the single PWM output on ATP_PWM1 or ATP_PWM2 as shown in the timing diagram below.


DIN[15:0]=4000H, DINB[15:0]=~DIN[15:0]=BFFFH

The Bit 14~Bit 7 of DINB: DINB[14:7]=7FH=127

For ATP PWM1: As DIN[15]=0, CCRA=0, Duty=0/256≈0%

For ATP PWM2: DINB[14:7]=7FH=127=CCRB, Duty=127/256≈50%

ATP_PWM1 CCRA=0



Rev. 1.50 November 21, 2024



Example 4 - Audio PWM Output Single Mode, DIN[15:0]=C000H


For example, DIN[15:0]=C000H (unsigned voice data), to generate the single PWM output on ATP_PWM1 or ATP_PWM2 as shown in the timing diagram below.

DIN[15:0]=C000H, DINB[15:0]=~DIN[15:0]=3FFFH

The Bit 14~Bit 7 of DIN: DIN[14:7]=80H=128

For the ATP PWM1: DIN[14:7]=80H=128=CCRA, Duty=128/256≈50%

For the ATP PWM2: As DIN[15]=1, CCRB=0, Duty=0/256≈0%



From the Example $3 \sim \text{Example 4}$ above, the calculation method for the CCRA/CCRB values converted from the DIN[15:0] unsigned voice data for the Audio PWM single mode can be obtained.

- If DIN[15]=0, CCRA=0 (ATP_PWM1 outputs 0), CCRB=~DIN[14:7]
- If DIN[15]=1, CCRA=DIN[14:7], CCRB=0 (ATP_PWM2 outputs 0)

The ATP_PWM1 and ATP_PWM2 output signal duty and the corresponding CCRA and CCRB values in the PWM output single mode are shown in the following table.

DIN[15:0] (Unsigned Voice Data)	ATP_PWM1 Output	ATP_PWM2 Output	CCRA/CCRB Settings
(00H, 00H)	0	Pulse Duty≈100%	CCRA=00H CCRB=~DIN[14:7]=FFH
(20H, 00H)	0	Pulse Duty≈75%	CCRA=00H CCRB=~DIN[14:7]=BFH
(40H, 00H)	0	Pulse Duty≈50%	CCRA=00H CCRB=~DIN[14:7]=7FH
(60H, 00H)	0	Pulse Duty≈25%	CCRA=00H CCRB=~DIN[14:7]=3FH
(80H, 00H)	0	0	CCRA=DIN[14:7]=00H CCRB=00H
(A0H, 00H)	Pulse Duty≈25%	0	CCRA=DIN[14:7]=40H CCRB=00H
(C0H, 00H)	Pulse Duty≈50%	0	CCRA=DIN[14:7]=80H CCRB=00H
(E0H, 00H)	Pulse Duty≈75%	0	CCRA=DIN[14:7]=C0H CCRB=00H
(FFH, FFH)	Pulse Duty≈100%	0	CCRA=DIN[14:7]=FFH CCRB=00H


CCRA/CCRB Values - Audio PWM Output Single Mode

Rev. 1.50 161 November 21, 2024



Internal Reference Voltage Generator

The device includes an internal reference voltage generator to provide an accurate reference voltage V_{IREF} . This reference voltage can be used for the A/D converter or the 12-bit D/A converters or can be output through the DACVREF pin by properly settings to use for other circuits. Refer to the Internal Reference Voltage Characteristics section for more information.



Internal Reference Voltage Register Description

The internal reference voltage is controlled by two registers. The IREFC register is used for the enable/disable control while the PVREF register is used for fine tuning the internal reference voltage value.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
IREFC	OP2DO	OP1DO	_	IREFEN	BATDEN	_	DACVRS1	DACVRS0				
PVREF	D7	D6	D5	D4	D3	D2	D1	D0				

Internal Reference Voltage Register List

IREFC Register

Bit	7	6	5	4	3	2	1	0
Name	OP2DO	OP1DO	_	IREFEN	BATDEN	_	DACVRS1	DACVRS0
R/W	R	R	_	R/W	R/W	_	R/W	R/W
POR	0	0	_	0	0	_	0	0

Bit 7 **OP2DO**: OPA2 digital output; positive logic

Refer to the Operational Amplifier section.

Bit 6 **OP1DO**: OPA1 digital output; positive logic

Refer to the Operational Amplifier section.

Bit 5 Unimplemented, read as "0"

Bit 4 IREFEN: Internal Reference Voltage Generator enable control

0: Disable 1: Enable

This bit controls the internal reference voltage generator on/off. When this bit is set high, the internal reference voltage V_{IREF} can be generated and be used for the A/D converter or the 12-bit D/A converters. If the internal reference voltage is not used by other circuits, it is recommended that the IREFEN bit is cleared to zero to reduce power consumption.

Bit 3 BATDEN: Battery Voltage Detection circuit enable control

0: Disable 1: Enable

This bit controls the battery voltage detection circuit on or off. When this bit is set high, the battery detection circuit is turned on and a $V_{DD}/4$ voltage will be generated and then can be connected to the A/D converter input for being detected.

Bit 2 Unimplemented, read as "0"

Bit 1~0 **DACVRS1~DACVRS0**: 12-bit D/A Converter reference voltage V_{DACVREF} selection Refer to the D/A Converter Registers section.

Rev. 1.50 162 November 21, 2024




PVREF Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: Internal Reference Voltage Generator fine tune control Setting the register can fine tune the internal reference voltage with a range of -60mV~+60mV (based on PVREF=80H). When the PVREF register value is increased by one, the internal reference voltage will decrease around 500μV, vice versa.

Digital to Analog Converter - DAC

This device includes two 12-bit D/A Converters which can provide a certain voltage from 0 to $V_{DACVREF}$ to the positive input of the internal operational amplifiers. The D/A converter reference voltage, $V_{DACVREF}$, can also be used for the A/D converter reference voltage.



D/A Converter Register Description

The D/A converter overall function is controlled by several registers. The DACVRS1~DACVRS0 bits in the IREFC register are used to select the D/A converter reference voltage. The AFEDAC register is used for the D/A converter n function enable/disable control. Two 12-bit register pairs, AFEDAnH and AFEDAnL, are used for the D/A converter n output control.

Register					Bit			
Name	7	7 6 5		4	3	2	1	0
IREFC	OP2DO	OP1DO	_	IREFEN	BATDEN	_	DACVRS1	DACVRS0
AFEDAC	DAC1S1	DAC1S0	DAC2S1	DAC2S0	AFEDAC2M1	AFEDAC2M0	AFEDAC1M1	AFEDAC1M0
AFEDA1L	D3	D2	D1	D0	_	_	_	_
AFEDA1H	D11	D10	D9	D8	D7	D6	D5	D4
AFEDA2L	D3	D2	D1	D0	_	_	_	_
AFEDA2H	D11	D10	D9	D8	D7	D6	D5	D4

D/A Converter Register List

Rev. 1.50 163 November 21, 2024



• IREFC Register

Bit	7	6	5	4	3	2	1	0
Name	OP2DO	OP1DO	_	IREFEN	BATDEN	_	DACVRS1	DACVRS0
R/W	R	R	_	R/W	R/W	_	R/W	R/W
POR	0	0	_	0	0	_	0	0

Bit 7 **OP2DO**: OPA2 digital output; positive logic

Refer to the Operational Amplifier section.

Bit 6 **OP1DO**: OPA1 digital output; positive logic

Refer to the Operational Amplifier section.

Bit 5 Unimplemented, read as "0"

Bit 4 IREFEN: Internal Reference Voltage Generator enable control

Refer to the Internal Reference Voltage Generator section.

Bit 3 BATDEN: Battery Voltage Detection circuit enable control

Refer to the Battery Voltage Detection section.

Bit 2 Unimplemented, read as "0"

Bit 1~0 DACVRS1~DACVRS0: 12-bit D/A Converter Reference Voltage V_{DACVREF} selection

 $00/01 \colon V_{IREF} \\ 10 \colon AV_{DD}$

11: High-impedance (floating)

AFEDAC Register

Bit	7	6	5	4	3	2	1	0
Name	DAC1S1	DAC1S0	DAC2S1	DAC2S0	AFEDAC2M1	AFEDAC2M0	AFEDAC1M1	AFEDAC1M0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 DAC1S1: DAC1S1 switch control

0: Off 1: On

Bit 6 DAC1S0: DAC1S0 switch control

0: Off 1: On

Bit 5 DAC2S1: DAC2S1 switch control

0: Off 1: On

Bit 4 DAC2S0: DAC2S0 switch control

0: Off 1: On

Bit 3~2 AFEDAC2M1~AFEDAC2M0: 12-bit D/A Converter 2 mode control

00: Disable, output in a high-impedance state

01: Enable

10: Disable, output in a ground state

11: Enable

Bit 1~0 AFEDAC1M1~AFEDAC1M0: 12-bit D/A Converter 1 mode control

00: Disable, output in a high-impedance state

01: Enable

10: Disable, output in a ground state

11: Enable

Note: The DAC2S1 and DAC1S1 cannot be switched on at the same time while the DAC2S0 and DAC1S0 cannot be switched on at the same time.

Rev. 1.50 164 November 21, 2024



• AFEDAnH & AFEDAnL Registers (n=1 or 2)

Register	r AFEDAnH								AFEDAnL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	_	_	_	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	_	_	_
POR	0	0	0	0	0	0	0	0	0	0	0	0	_	_	_	_

"—": Unimplemented, read as "0"

D11~D0: 12-bit D/A Converter n output control bits


The bit $7\sim$ bit 0 in the AFEDAnH register combine with the bit $7\sim$ bit 4 in the AFEDAnL register to form a 12-bit D/A Converter n value of $0\sim4095$.

DACn Output Voltage=V_{DACVREF}×(DACn value/4096)

Note: It is necessary to firstly write into the AFEDAnL register followed by writing into the AFEDAnH register.

Operational Amplifiers

This device includes two operational amplifiers for measurement applications. The 12-bit D/A Converters offer a voltage of $0\sim V_{DACVREF}$ to the positive input terminals of the operational amplifiers. The OPAs each provides two operating modes by controlling the switches $S0\sim S2$ and $S4\sim S6$ respectively. By proper setup, the OPA1 and OPA2 output voltage can be connected to the A/D converter internal input channel for measurement.



Operational Amplifier Structure

OPA Register Description

The overall operation of the internal Operational Amplifiers is controlled by a series registers. The OPAnC register together with the OPnDO bit in the IREFC register are used for the OPAn enable/ disabled control and input voltage offset calibration settings. The OPSW and GSC registers are used for the OPA1 and OPA2 output and VG pin control by setting OP1OSW, OP2OSW and SW3 on/off.

Rev. 1.50 165 November 21, 2024



Register	Bit									
Name	7	6	5	4	3	2	1	0		
OPA1C	OPA10FM	OPA1RS	OPA1EN	OPA10F4	OPA1OF3	OPA10F2	OPA1OF1	OPA10F0		
OPA2C	OPA2OFM	OPA2RS	OPA2EN	OPA2OF4	OPA2OF3	OPA2OF2	OPA2OF1	OPA2OF0		
OPSW	_	_	_	_	_	_	OP2OSW	OP10SW		
GSC	_	_	_	_	_	_	_	VGSW		
IREFC	OP2DO	OP1DO	_	IREFEN	BATDEN	_	DACVRS1	DACVRS0		

Operational Amplifier Register List

OPA1C Register

Bit	7	6	5	4	3	2	1	0
Name	OPA10FM	OPA1RS	OPA1EN	OPA10F4	OPA1OF3	OPA10F2	OPA1OF1	OPA1OF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **OPA10FM**: OPA1 normal operation or input offset voltage calibration mode selection

0: Normal operation

1: Input offset voltage calibration mode

When the input offset calibration mode is selected, the reference voltage input should be derived from the positive input.

Bit 6 **OPA1RS**: OPA1 input offset voltage calibration reference selection

0: Select OP1N as the reference input

1: Select V_{DAC1O} or V_{DAC2O} as the reference input

Note that the OPA1 input offset voltage calibration can be executed only when OPA1RS=1.

Bit 5 **OPA1EN**: OPA1 enable/disable control

0: Disable 1: Enable

Bit 4~0 **OPA10F4~OPA10F0**: OPA1 input offset voltage calibration control bits

OPA2C Register

Bit	7	6	5	4	3	2	1	0
Name	OPA2OFM	OPA2RS	OPA2EN	OPA2OF4	OPA2OF3	OPA2OF2	OPA2OF1	OPA2OF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **OPA20FM**: OPA2 normal operation or input offset voltage calibration mode selection

0: Normal operation

1: Input offset voltage calibration mode

When the input offset calibration mode is selected, the reference voltage input should be derived from the positive input.

Bit 6 **OPA2RS**: OPA2 input offset voltage calibration reference selection

0: Select OP2N as the reference input

1: Select V_{DAC1O} or V_{DAC2O} as the reference input

Note that the OPA2 input offset voltage calibration can be executed only when OPA2RS=1.

Bit 5 **OPA2EN**: OPA2 enable/disable control

0: Disable 1: Enable

Bit 4~0 **OPA2OF4~OPA2OF0**: OPA2 input offset voltage calibration control bits

Rev. 1.50 166 November 21, 2024



OPSW Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	OP2OSW	OP1OSW
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 OP2OSW: OP2OSW switch control

> 0: Off 1: On

Bit 0 OP10SW: OP10SW switch control

> 0: Off 1: On

GSC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	VGSW
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 VGSW: SW3 (Switch 3) control.

> 0: Off 1: On

When this bit is set high, the VG pin is connected to ground.

• IREFC Register

Bit	7	6	5	4	3	2	1	0
Name	OP2DO	OP1DO	_	IREFEN	BATDEN	_	DACVRS1	DACVRS0
R/W	R	R	_	R/W	R/W	_	R/W	R/W
POR	0	0	_	0	0	_	0	0

Bit 7 OP2DO: OPA2 digital output; positive logic

The OP2DO bit is cleared to zero when the OPA2 is disabled.

When the OPA2OFM bit is set high, the OP2DO bit value indicates the OPA2 output status. Refer to the Input Offset Calibration procedure.

Bit 6 OP1DO: OPA1 digital output; positive logic

The OP1DO bit is cleared to zero when the OPA1 is disabled.

When the OPA10FM bit is set high, the OP1DO bit value indicates the OPA1 output status. Refer to the Input Offset Calibration procedure.

Bit 5 Unimplemented, read as "0"

Bit 4 IREFEN: Internal Reference Voltage Generator enable control

Refer to the Internal Reference Voltage Generator section.

Bit 3 BATDEN: Battery Voltage Detection circuit enable control

Refer to the Battery Voltage Detection section.

Bit 2 Unimplemented, read as "0"

Bit 1~0 DACVRS1~DACVRS0: 12-bit D/A Converter Reference Voltage V_{DACVREF} selection

Refer to the D/A Converter Registers section.



Input Offset Calibration

The OPAnOFM bit in the OPAnC register is used to select the Operational Amplifier n operating mode, normal operation or input offset calibration mode. The input voltage offset calibration can be executed only when the OPAnRS bit is set to 1. For operational amplifier input offset calibration, the procedures are summarized as the following.

- Step1: Set OPAnOFM=1 and OPAnRS=1, the Operational Amplifier n is now under the offset
 calibration mode, both of S0 and S2 switches or S4 and S6 switches on. To make sure
 VOS as minimize as possible after calibration, the input reference voltage in calibration
 should be the same as input DC operating voltage in normal mode operation.
- Step2: Set OPAnOF[4:0]=00000, then read the OPnDO bit.
- Step3: Let OPAnOF[4:0]=OPAnOF[4:0]+1, then read the OPnDO bit.
 If the OPnDO bit state does not change, then repeat Step 3 until the OPnDO bit state changes.
 - If the OPnDO bit state changes, record the OPAnOF field value as V_{OS1} and then go to Step 4.
- Step4: Set OPAnOF[4:0]=11111, then read OPnDO bit.
- Step5: Let OPAnOF[4:0]=OPAnOF[4:0]-1, then read the OPnDO bit.
 - If the OPnDO bit state does not change, then repeat Step 5 until the OPnDO bit state changes.
 - If the OPnDO bit state changes, record the OPAnOF field value as $V_{\rm OS2}$ and then go to Step 6.
- Step6: Restore the Operational Amplifier n input offset calibration value into the OPAnOF[4:0] bit field. The offset calibration procedure is now finished.
 Where V_{OS}=(V_{OS1}+V_{OS2})/2; If (V_{OS1}+V_{OS2})/2 is not integral, discard the decimal.

Analog to Digital Converter – ADC

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Converter Overview


This device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals, such as the Operational Amplifier signals, OP1N, OP2N, OP1O and OP2O, and the Battery voltage detection circuit output, $V_{DD}/4$, into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS2~SAINS0 bits together with the SACS3~SACS0 bits. More detailed information about the A/D input signal is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

External Input Channels	Internal Signals	Input Signal Selection Bits
G. ANO. ANE	OBAN OBAN OBAO OBAO V	SAINS2~SAINS0,
6: AN0~AN5	OP1N, OP2N, OP1O, OP2O, V _{DD} /4	SACS3~SACS0

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.

Rev. 1.50 168 November 21, 2024





Note: 1. When the AIx (x=0~3) option is selected, the actual analog signal is the Operational Amplifier signal, OP1N, OP2N, OP1O or OP2O, which is implemented using the AIx pin by properly configuring the AISWIx register.

- 2. When the ANm_AIx (m=8~11, x=4~7) option is selected, the actual analog signal is the Operational Amplifier signal, OP1N, OP2N, OP1O or OP2O, which is implemented using the AIx coordinated with ANm pin by properly configuring the AISWIx register. In addition, the AIx/ANm pin function should first be selected using the corresponding pin-shared function selection bits.
- 3. The BATDEN bit is located in the IREFC register which is described in the Internal Reference Voltage Generator section.

A/D Converter Structure

A/D Converter Register Description

Overall operation of the A/D converter is controlled using several registers. A read only register pair exists to store the A/D converter data 12-bit value. Three control registers setup the operating and control function of the A/D converter. The ASWAI0~ASWAI7 registers are used to control the A/D converter analog input AIx to be connected to the Operational Amplifier signal, OP1N, OP2N, OP1O or OP2O, by setting the corresponding analog switch on/off.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SADOL (ADRFS=0)	D3	D2	D1	D0	_	_	_	_				
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0				
SADOH (ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4				
SADOH (ADRFS=1)	_	_	_	_	D11	D10	D9	D8				
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0				
SADC1	_	_	_	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0				

Rev. 1.50 169 November 21, 2024



Register				Е	Bit			
Name	7	6	5	4	3	2	1	0
SADC2	_	_	_	_	_	SAINS2	SAINS1	SAINS0
ASWAI0	_	_	_	_	AI0OP2O	AI0OP2N	AI0OP1O	AI0OP1N
ASWAI1	_	_	_	_	AI10P20	AI10P2N	AI10P10	AI10P1N
ASWAI2	_	_	_	_	AI2OP2O	AI2OP2N	Al2OP1O	AI2OP1N
ASWAI3	_	_	_	_	AI3OP2O	AI3OP2N	Al3OP1O	AI3OP1N
ASWAI4	_	_	_	_	AI4OP2O	AI4OP2N	AI4OP1O	AI4OP1N
ASWAI5	_	_	_	_	AI5OP2O	AI5OP2N	AI5OP1O	AI5OP1N
ASWAI6	_	_	_	_	Al6OP2O	AI6OP2N	Al6OP1O	Al6OP1N
ASWAI7	_	_	_	_	AI7OP2O	AI7OP2N	AI7OP1O	AI7OP1N

A/D Converter Register List

A/D Converter Data Registers - SADOL, SADOH

As this device contains an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. Note that A/D data registers contents will be unchanged if the A/D converter is disabled.

ADRFS		SADOH							SADOL							
ADKFS	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Data Registers

A/D Converter Control Registers - SADC0, SADC1, SADC2

To control the function and operation of the A/D converter, three control registers known as SADC0, SADC1 and SADC2 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external or internal analog signal inputs must be routed to the converter. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. The SAINS2~SAINS0 bits in the SADC2 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

Rev. 1.50 170 November 21, 2024



SADC0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 START: Start the A/D conversion

 $0 \rightarrow 1 \rightarrow 0$: Start A/D conversion

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared to 0 again, the A/D converter will initiate a conversion process.

Bit 6 ADBZ: A/D converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete.

Bit 5 ADCEN: A/D converter function enable control

0: Disable 1: Enable

This bit controls the A/D internal function. This bit should be set to one to enable the A/D converter. If the bit is cleared to zero, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair known as SADOH and SADOL will be unchanged.

Bit 4 ADRFS: A/D converter data format selection

0: A/D converter data format → SADOH=D[11:4]; SADOL=D[3:0]

1: A/D converter data format \rightarrow SADOH=D[11:8]; SADOL=D[7:0]

This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D data register section.

Bit 3~0 SACS3~SACS0: A/D converter external analog channel input selection

0000: AN0 0001: AN1 0010: AN2 0011: AN3 0100: AN4

0101: AN5

1000: AN8_AI4 – AI4 coordinated with AN8 1001: AN9 AI5 – AI5 coordinated with AN9

1010: AN10_AI6 – AI6 coordinated with AN10

1011: AN11_AI7 - AI7 coordinated with AN11

1100~1111: Undefined, input floating

These bits are used to select which external analog channel input is to be converted.

Note that when the ANm_AIx (m=8~11, x=4~7) option is selected, the actual analog signal is the Operational Amplifier signal, OP1N, OP2N, OP1O or OP2O, which is implemented using the AIx coordinated with ANm pin by properly configuring the AISWIx register.

Rev. 1.50 171 November 21, 2024



SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~3 SAVRS1~SAVRS0: A/D converter reference voltage selection

00/11: External VREF pin

01: Internal A/D converter power, AV_{DD}

10: Internal D/A converter reference voltage, V_{DACVREF}

These bits are used to select the A/D converter reference voltage. Care must be taken if the SAVRS1~SAVRS0 bits are set to "01" or "10" to select the internal AV $_{DD}$ or D/A converter reference voltage as the A/D Converter reference voltage source. When the internal A/D converter power or D/A converter reference voltage is selected as the reference voltage, the VREF pin cannot be configured as the reference voltage input by properly configuring the corresponding pin-shared function control bits. Otherwise, the external input voltage on VREF pin will be connected to the selected internal A/D converter reference voltage. This will result in unpredictable situations

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source selection

000: f_{SYS} 001: f_{SYS}/2 010: f_{SYS}/4 011: f_{SYS}/8 100: f_{SYS}/16 101: f_{SYS}/32 110: f_{SYS}/64 111: f_{SYS}/128

These three bits are used to select the clock source for the A/D converter.

SADC2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	SAINS2	SAINS1	SAINS0
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2~0 SAINS2~SAINS0: A/D converter input signal selection

000: External source – External analog channel input

001: Internal source – Operational Amplifier signal, OP1N, OP2N, OP1O or OP2O, implemented by AI0

010: Internal source – Operational Amplifier signal, OP1N, OP2N, OP1O or OP2O, implemented by AI1

011: Internal source – Operational Amplifier signal, OP1N, OP2N, OP1O or OP2O, implemented by AI2

100: Internal source – Operational Amplifier signal, OP1N, OP2N, OP1O or OP2O, implemented by AI3

101: External source – External analog channel input

110: External source - External analog channel input

111: Internal source – Battery voltage detection circuit output, V_{DD}/4

Care must be taken if the SAINS2~SAINS0 bits are set to "001~100" or "111" to select the internal analog signal to be converted. When the internal analog signal is selected to be converted, the external input pin must never be selected as the A/D input signal by properly setting the SACS3~SACS0 bits with a value from 1100 to 1111. Otherwise, the external channel input will be connected together with the internal


Rev. 1.50 172 November 21, 2024



analog signal. This will result in unpredictable situations such as an irreversible damage.

Analog Switch Control Registers

The Operational Amplifier signal, OP1N, OP2N, OP1O or OP2O, to be connected to the A/D converter must be implemented using the AIx pin. The ASWAI0~ASWAI7 registers are used to control the analog switch for AIx to OP1N, OP2N, OP1O or OP2O.



Note: Each analog switch in the matrix can be controlled separately.

Analog Switch Control Structure

ASWAIx Register (x=0~7)

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	AlxOP2O	AlxOP2N	AlxOP10	AlxOP1N
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 **AIxOP2O**: AIx to OP2O switch control

0: Off 1: On

Bit 2 AIxOP2N: AIx to OP2N switch control

0: Off 1: On

Bit 1 **AIxOP1O**: AIx to OP1O switch control

0: Off 1: On

Bit 0 AIxOP1N: AIx to OP1N switch control

0: Off 1: On

Note: When any of AIxOP1N is switched on, the remaining AIxOP1N cannot be switched on. For example, if the AI0OP1N is switched on, the AI1OP1N~AI7OP1N cannot be switched on. The same goes for the AIxOP2N, AIxOP1O and AIxOP2O.

A/D Converter Operation

The START bit in the SADC0 register is used to start the A/D conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an



A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS}, can be chosen to be either f_{SYS} or a subdivided version of f_{SYS}. The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f_{SYS} and by bits SACKS2~SACKS0, there are some limitations on the maximum A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period, t_{ADCK}, is from 0.5μs to 10μs, care must be taken for system clock frequencies. For example, as the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period or greater than the maximum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where, depending upon the device, special care must be taken, as the values may be less or larger than the specified A/D Clock Period range.

				A/D Clock P	eriod (t _{ADCK})			
f _{sys}	SACKS[2:0] =000 (f _{SYS})	SACKS[2:0] =001 (f _{SYS} /2)	SACKS[2:0] =010 (f _{SYS} /4)	SACKS[2:0] =011 (f _{SYS} /8)	SACKS[2:0] =100 (f _{SYS} /16)	SACKS[2:0] =101 (f _{SYS} /32)	SACKS[2:0] =110 (f _{SYS} /64)	SACKS[2:0] =111 (f _{SYS} /128)
1MHz	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *	128µs *
2MHz	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *
4MHz	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *
8MHz	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *
12MHz	83ns *	167ns *	333ns *	667ns	1.33µs	2.67µs	5.33µs	10.67µs *
16MHz	62.5ns *	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs

A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is cleared to zero to reduce power consumption when the A/D converter function is not being used.

A/D Converter Reference Voltage

The reference voltage supply to the A/D converter can be supplied from the positive power supply AV_{DD} , the D/A converter reference voltage $V_{DACVREF}$ or from an external reference source supplied on pin VREF. The choice is made using the SAVRS1 and SAVRS0 bits in the SADC1 register. When the SAVRS bit field is set to "01", the A/D converter reference voltage will come from the internal power AV_{DD} . When the SAVRS bit field is set to "10", the A/D converter reference voltage will come from the D/A converter reference voltage $V_{DACVREF}$. When the SAVRS bit field is set to a value except "01" and "10", the A/D converter reference voltage will come from the external VREF pin. When the VREF pin is selected as the reference voltage supply pin, the relevant pin-shared control bits should first be properly configured to enable the VREF pin function as it is pin-

Rev. 1.50 174 November 21, 2024



shared with other functions. However, if the internal A/D converter power or the D/A converter reference voltage is selected as the reference voltage, the external VREF pin must not be configured as the reference voltage input function to avoid the internal connection between the VREF pin to the selected internal reference voltage which may result in unpredictable situations. The analog input values must not be allowed to exceed the value of the selected A/D conversion reference voltage.

SAVRS[1:0]	Reference	Description
00, 11	VREF pin	External A/D converter reference input pin
01	AV_{DD}	Internal A/D converter power supply voltage
10	V _{DACVREF}	Internal D/A converter reference voltage

A/D Converter Reference Voltage Selection

A/D Converter Input Signals

All of the external A/D analog channel input pins are pin-shared with the I/O pins as well as other functions. The corresponding control bits for each A/D external input pin in the PxS0 and PxS1 registers determine whether the input pins are setup as A/D converter analog inputs or whether they have other functions. If the pin is setup to be as an A/D analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.

There are five internal analog signals derived from the Operational Amplifier signals, OP1N, OP2N, OP1O and OP2O, or Battery Voltage Detection signal, which can be connected to the A/D converter as the analog input signal by configuring the SAINS2~SAINS0 bits. If the external channel input is selected to be converted, the SAINS2~SAINS0 bits should be set to "000" or "101~110" and the SACS3~SACS0 bits can determine which external channel is selected. Note that if an internal analog signal is selected to be converted, the external input channel determined by the SACS3~SACS0 bits must be switched to a non-existed A/D input channel by properly setting the SACS bit field with a value from 1100 to 1111. Otherwise, the internal analog signal will be connected together with the external channel input. This will result in unpredictable situations.

SAINS[2:0]	SACS[3:0]	Input Signals	Description
000, 101~110	0000~0101	AN0~AN5	External pin analog input
	1000~1011	AN8_AI4~ AN11_AI7	Operational Amplifier signal, OP1N, OP2N, OP1O or OP2O, implemented using the Alx coordinated with ANm pin
	1100~1111	_	Non-existed channel, input is floating.
001	1100~1111	AI0	Operational Amplifier signal OP1N, OP2N, OP1O or OP2O implemented by the Al0 pin
010	1100~1111	Al1	Operational Amplifier signal OP1N, OP2N, OP1O or OP2O implemented by the Al1 pin
011	1100~1111	Al2	Operational Amplifier signal OP1N, OP2N, OP1O or OP2O implemented by the Al2 pin
100	1100~1111	Al3	Operational Amplifier signal OP1N, OP2N, OP1O or OP2O implemented by the Al3 pin
111	1100~1111	V _{DD} /4	Battery Voltage Detection circuit output

A/D Converter Input Signal Selection

Rev. 1.50 175 November 21, 2024




Conversion Rate and Timing Diagram

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t_{ADS} takes 4 A/D clock periods and the data conversion takes 12 A/D clock periods. Therefore a total of 16 A/D clock periods for an external input A/D conversion which is defined as t_{ADC} are necessary.

Maximum single A/D conversion rate=1/(A/D clock period×16)

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 16 t_{ADCK} where t_{ADCK} is equal to the A/D clock period.



A/D Conversion Timing - External Channel Inputs

Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

- Step 1
 Select the required A/D conversion clock by correctly programming bits SACKS2~SACKS0 in the SADC1 register.
- Step 2
 Enable the A/D by setting the ADCEN bit in the SADC0 register to 1.
- Step 3
 Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS2~SAINS0 bits in the SADC2 register.

 Select the external channel input to be converted, go to Step 4.
 Select the internal analog signal to be converted, go to Step 5.
- Step 4

 If the A/D input signal comes from the external channel input selecting by configuring the SAINS bit field, the corresponding pins should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS bit field. After this step, go to Step 6.
- Step 5
 Before the A/D input signal is selected to come from the internal analog signal by configuring the SAINS bit field, the corresponding external input pin must be switched to a non-existed channel

Rev. 1.50 176 November 21, 2024



input by setting the SACS3~SACS0 bits with a value from 1100 to 1111. The desired internal analog signal then can be selected by configuring the SAINS bit field. After this step, go to Step 6.

- Step 6
 Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register. If the internal reference voltage is selected, the external reference input pin function must be disabled by properly configuring the corresponding pin-shared control bits.
- Step 7
 Select A/D converter output data format by setting the ADRFS bit in the SADC0 register.
 - Step 8
 If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.
- Step 9
 The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.
- Step 10
 If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing ADCEN bit to 0 in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/O pins, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Conversion Function

As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage, V_{REF} , this gives a single bit analog input value of V_{REF} divided by 4096.


The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage=A/D output digital value×(V_{REF}÷4096)

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{REF} level. Note that here the V_{REF} voltage is the actual A/D converter reference voltage determined by the SAVRS field.

Rev. 1.50 177 November 21, 2024





A/D Conversion Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example: using an ADBZ polling method to detect the end of conversion

```
; disable ADC interrupt
mov a,03h
mov SADC1, a
                      ; select f_{\text{SYS}}/8 as A/D clock
set ADCEN
    a,30h
                      ; setup PBS0 to configure pin AN0
mov
mov PBS0, a
mov a,20h
                      ; enable and connect ANO channel to A/D converter
mov SADCO, a
start conversion:
clr START
                      ; high pulse on start bit to initiate conversion
set START
                      ; reset A/D
                      ; start A/D
clr START
polling EOC:
                      ; poll the SADCO register ADBZ bit to detect end of A/D conversion
sz ADBZ
jmp polling EOC
                      ; continue polling
mov a,SADOL
                     ; read low byte conversion result value
mov SADOL buffer, a
                    ; save result to user defined register
mov a,SADOH
                     ; read high byte conversion result value
    SADOH buffer,a
                    ; save result to user defined register
   start conversion ; start next A/D conversion
```

Rev. 1.50 178 November 21, 2024



Example: using the interrupt method to detect the end of conversion

```
clr ADE
                     ; disable ADC interrupt
mov a,03h
mov SADC1,a ; select f_{\text{SYS}}/8 as A/D clock
set ADCEN
mov a,30h
                     ; setup PBS0 to configure pin AN0
mov PBS0,a
mov a,20h
mov SADCO, a
                     ; enable and connect ANO channel to A/D converter
start conversion:
                     ; high pulse on START bit to initiate conversion
clr START
                     ; reset A/D
set START
clr START
                     ; start A/D
clr ADF
                     ; clear ADC interrupt request flag
set ADE
                     ; enable ADC interrupt
set EMI
                    ; enable global interrupt
; ADC interrupt service routine
ADC ISR:
mov acc stack,a ; save ACC to user defined memory
mov a,STATUS
mov status stack,a ; save STATUS to user defined memory
mov a, SADOL
                     ; read low byte conversion result value
mov SADOL_buffer,a ; save result to user defined register
mov a,SADOH ; read high byte conversion result value mov SADOH_buffer,a ; save result to user defined register
EXIT INT ISR:
mov a, status stack
mov STATUS,a ; restore STATUS from user defined memory mov a,acc_stack ; restore ACC from user defined memory
reti
```



Universal Serial Interface Modules - USIM

The device contains two Universal Serial Interface Modules, USIM0 and USIM1, each of which includes the four-line SPI interface, the two-line I²C interface and the two-line/single-wire UART interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI, I²C or UART based hardware such as sensors, Flash or EEPROM memory, etc. Each USIM interface pins are pin-shared with other I/O pins therefore the USIM interface functional pins must first be selected using the corresponding pin-shared function selection bits. As all the interface types share the same pins and registers, the choice of whether the USIMn UART, SPI or I²C type is used is made using the USIMn UART mode selection bit, named UnMD, and the SPI/I²C operating mode control bits, named SIMn2~SIMn0, in the SIMnC0 register. These pull-high resistors of the USIMn pin-shared I/O are selected using pull-high control registers when the USIMn function is enabled and the corresponding pins are used as USIMn input pins.

SPI Interface


This SPI interface function, which is part of the Universal Serial Interface Modules, should not be confused with the other independent SPI function, which is described in another section of this datasheet.

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the USIMn SPI interface specification can control multiple slave devices from a single master, but the SPI in USIM0 or USIM1 module provides only one \overline{SCSn} pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

SPI Interface Operation

The USIMn SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDIn, SDOn, SCKn and \overline{SCSn} . Pins SDIn and SDOn are the Serial Data Input and Serial Data Output lines, the SCKn pin is the Serial Clock line and \overline{SCSn} is the Slave Select line. As the USIMn SPI interface pins are pin-shared with normal I/O pins and with the USIMn I²C/UART function pins, the USIMn SPI interface pins must first be selected by configuring the pin-shared function selection bits and setting the correct bits in the SIMnC0 and SIMnC2 registers. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As a USIMn interface only contains a single \overline{SCSn} pin only one slave device can be utilized. The \overline{SCSn} pin is controlled by software, set CSENn bit to 1 to enable \overline{SCSn} pin function, set CSENn bit to 0 the \overline{SCSn} pin will be floating state.



USIMn SPI Master/Slave Connection


Rev. 1.50 180 November 21, 2024



The SPI function in the device offers the following features:

- · Full duplex synchronous data transfer
- · Both Master and Slave modes
- · LSB first or MSB first data transmission modes
- · Transmission complete flag
- · Rising or falling active clock edge

The status of the USIMn SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSENn and SIMnEN.



SPI Registers

There are three internal registers which control the overall operation of the USIMn SPI interface. These are the SIMnD data register and two control registers, SIMnC0 and SIMnC2. Note that the SIMnC2 and SIMnD registers and their POR values are only available when the USIMn SPI mode is selected by properly configuring the UnMD and SIMn2~SIMn0 bits in the SIMnC0 register.

Register		Bit								
Name	7	6	5	4	3	2	1	0		
SIMnC0	SIMn2	SIMn1	SIMn0	UnMD	SIMnDEB1	SIMnDEB0	SIMnEN	SIMnICF		
SIMnC2	D7	D6	CKPOLBn	CKEGn	MLSn	CSENn	WCOLn	TRFn		
SIMnD	D7	D6	D5	D4	D3	D2	D1	D0		

USIMn SPI Register List (n=0~1)

SPI Data Register

The SIMnD register is used to store the data being transmitted and received. The same register is used by both the USIMn SPI and I²C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMnD register. After the data is received from the SPI bus, the device can read it from the SIMnD register. Any transmission or reception of data from the USIMn SPI bus must be made via the SIMnD register.

Rev. 1.50 181 November 21, 2024



SIMnD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	х	Х	Х	х

"x": unknown

Bit $7 \sim 0$ **D7~D0**: USIMn SPI/I²C data register bit $7 \sim$ bit 0

SPI Control Registers

There are also two control registers for the USIMn SPI interface, SIMnC0 and SIMnC2. The SIMnC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMnC2 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

SIMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIMn2	SIMn1	SIMn0	UnMD	SIMnDEB1	SIMnDEB0	SIMnEN	SIMnICF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	0	0	0	0	0

Bit 7~5 SIMn2~SIMn0: USIMn SPI/I²C Mode Control

000: SPI master mode; SPI clock is $f_{SYS}/4$ 001: SPI master mode; SPI clock is $f_{SYS}/16$ 010: SPI master mode; SPI clock is $f_{SYS}/64$ 011: SPI master mode; SPI clock is f_{SUB}

100: SPI master mode; SPI clock is PTMn CCRP match frequency/2

101: SPI slave mode 110: I²C slave mode 111: Unused mode

When the UnMD bit is cleared to zero, these bits setup the SPI or I^2C operating mode of the USIMn function. As well as selecting if the USIMn I^2C or SPI function, they are used to control the USIMn SPI Master/Slave selection and the SPI Master clock frequency. The USIMn SPI clock is a function of the system clock but can also be chosen to be sourced from PTMn and f_{SUB} . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 UnMD: USIMn UART mode selection bit

0: USIMn SPI/I²C mode 1: USIMn UART mode

This bit is used to select the USIMn UART mode. When this bit is cleared to zero, the actual SPI or I²C mode can be selected using the SIMn2~SIMn0 bits. Note that the UnMD bit must be cleared to zero for USIMn SPI or I²C mode.

Bit 3~2 **SIMnDEB1~SIMnDEB0**: USIMn I²C Debounce Time Selection

These bits are only available when the USIMn is configured to operate in the I²C mode. Refer to the I²C register section.

Bit 1 SIMnEN: USIMn SPI/I²C Enable Control

0: Disable 1: Enable

The bit is the overall on/off control for the USIMn SPI/I²C interface. When the SIMnEN bit is cleared to zero to disable the USIMn SPI/I²C interface, the SDIn, SDOn, SCKn and SCSn, or SDAn and SCLn lines will lose their SPI or I²C function and the USIMn operating current will be reduced to a minimum value. When the bit is high the USIMn SPI/I²C interface is enabled. If the USIMn is configured to operate as an SPI interface via the UnMD and SIMn2~SIMn0 bits, the contents of the

Rev. 1.50 182 November 21, 2024



USIMn SPI control registers will remain at the previous settings when the SIMnEN bit changes from low to high and should therefore be first initialised by the application program. If the USIMn is configured to operate as an I²C interface via the UnMD and SIMn2~SIMn0 bits and the SIMnEN bit changes from low to high, the contents of the USIMn I²C control bits such as HTXn and TXAKn will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCFn, HAASn, HBBn, SRWn and RXAKn will be set to their default states.

Bit 0 **SIMnICF**: USIMn SPI Incomplete Flag

0: USIMn SPI incomplete condition is not occurred

1: USIMn SPI incomplete condition is occurred

This bit is only available when the USIMn is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SIMnEN and CSENn bits both being set high but the SCSn line is pulled high by the external master device before the SPI data transfer is completely finished, the SIMnICF bit will be set high together with the TRFn bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRFn bit will not be set high if the SIMnICF bit is set high by software application program.

SIMnC2 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	CKPOLBn	CKEGn	MLSn	CSENn	WCOLn	TRFn
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **D7~D6**: Undefined bits

These bits can be read or written by application program.

Bit 5 CKPOLBn: USIMn SPI clock line base condition selection

0: The SCKn line will be high when the clock is inactive

1: The SCKn line will be low when the clock is inactive

The CKPOLBn bit determines the base condition of the clock line, if the bit is high, then the SCKn line will be low when the clock is inactive. When the CKPOLBn bit is low, then the SCKn line will be high when the clock is inactive.

Bit 4 **CKEGn**: USIMn SPI active clock edge type selection

CKPOLBn=0

0: SCKn is high base level and data capture at SCKn rising edge

1: SCKn is high base level and data capture at SCKn falling edge

CKPOLBn=1

0: SCKn is low base level and data capture at SCKn falling edge

1: SCKn is low base level and data capture at SCKn rising edge

The CKEGn and CKPOLBn bits are used to setup the way that the clock signal outputs and inputs data on the USIMn SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLBn bit determines the base condition of the clock line, if the bit is high, then the SCKn line will be low when the clock is inactive. When the CKPOLBn bit is low, then the SCKn line will be high when the clock is inactive. The CKEGn bit determines active clock edge type which depends upon the condition of CKPOLBn bit.

Bit 3 MLSn: USIMn SPI data shift order

0: LSB first 1: MSB first

This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first.

Bit 2 CSENn: USIMn SPI SCSn pin control

0: Disable 1: Enable



The <u>CSENn</u> bit is used as an enable/disable for the SCSn pin. If this bit is low, then the \overline{SCSn} pin will be disabled and placed into a floating condition. If the bit is high the \overline{SCSn} pin will be enabled and used as a select pin.

Bit 1 WCOLn: USIMn SPI write collision flag

0: No collision1: Collision

The WCOLn flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SIMnD register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared to zero by the application program.


Bit 0 TRFn: USIMn SPI Transmit/Receive complete flag

0: USIMn SPI data is being transferred1: USIMn SPI data transmission is completed

The TRFn bit is the Transmit/Receive Complete flag and is set "1" automatically when an SPI data transmission is completed, but must set to "0" by the application program. It can be used to generate an interrupt.


SPI Communication

After the USIMn SPI interface is enabled by setting the SIMnEN bit high, then in the Master Mode, when data is written to the SIMnD register, transmission/reception will begin simultaneously. When the data transfer is completed, the TRFn flag will be set high automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMnD register will be transmitted and any data on the SDIn pin will be shifted into the SIMnD register. The master should output an SCSn signal to enable the slave devices before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SCKn signal depending upon the configurations of the CKPOLBn bit and CKEGn bit. The accompanying timing diagram shows the relationship between the slave data and SCKn signal for various configurations of the CKPOLBn and CKEGn bits.




Rev. 1.50 November 21, 2024





USIMn SPI Slave Mode Timing - CKEGn=0




Note: For USIMn SPI slave mode, if SIMnEN=1 and CSENn=0, SPI is always enabled and ignores the SCSn level.

USIMn SPI Slave Mode Timing - CKEGn=1

Rev. 1.50 185 November 21, 2024





USIMn SPI Transfer Control Flowchart

SPI Bus Enable/Disable

To enable the USIMn SPI bus, set CSENn=1 and \$\overline{\text{SCSn}}=0\$, then wait for data to be written into the SIMnD (TXRX buffer) register. For the Master Mode, after data has been written to the SIMnD (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred, the TRFn bit should be set. For the Slave Mode, when clock pulses are received on SCKn, data in the TXRX buffer will be shifted out or data on SDIn will be shifted in.

When the USIMn SPI bus is disabled, SCKn, SDIn, SDOn and \overline{SCSn} can be used as I/O pins or other pin-shared functions using the corresponding pin-shared control bits.

SPI Operation Steps

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSENn bit in the SIMnC2 register controls the \overline{SCSn} pin function of the USIMn SPI interface. Setting this bit high will enable the USIMn SPI interface by allowing the \overline{SCSn} line to be active, which can then be used to control the USIMn SPI interface. If the CSENn bit is low, the USIMn SPI interface will be disabled and the \overline{SCSn} line will be in a floating condition and can therefore not be used for control of the USIMn SPI interface. If the CSENn bit and the SIMnEN bit in the SIMnC0

Rev. 1.50 186 November 21, 2024



are set high, this will place the SDIn line in a floating condition and the SDOn line high. If in Master Mode the SCKn line will be either high or low depending upon the clock polarity selection bit CKPOLBn in the SIMnC2 register. If in Slave Mode the SCKn line will be in a floating condition. If the SIMnEN bit is low, then the bus will be disabled and SCSn, SDIn, SDOn and SCKn will all become I/O pins or the other functions using the corresponding pin-shared control bits. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SIMnD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

Master Mode

• Step 1

Select the USIMn SPI Master mode and clock source using the UnMD and SIMn2~SIMn0 bits in the SIMnC0 control register.

• Step 2

Setup the CSENn bit and setup the MLSn bit to choose if the data is MSB or LSB first, this setting must be the same with the Slave devices.

Step 3
 Setup the SIMnEN bit in the SIMnC0 control register to enable the USIMn SPI interface.

• Step 4

For write operations: write the data to the SIMnD register, which will actually place the data into the TXRX buffer. Then use the SCKn and SDOn lines to output the data. After this, go to step 5. For read operations: the data transferred in on the SDIn line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMnD register.

• Step 5

Check the WCOLn bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRFn bit or wait for a USIMn SPI serial bus interrupt.

Step 7

Read data from the SIMnD register.

• Step 8

Clear TRFn.

• Step 9

Go to step 4.

Slave Mode

• Step 1

Select the USIMn SPI Slave mode using the UnMD and SIMn2~SIMn0 bits in the SIMnC0 control register

Step 2

Setup the CSENn bit and setup the MLSn bit to choose if the data is MSB or LSB first, this setting must be the same with the Master devices.

• Step 3

Setup the SIMnEN bit in the SIMnC0 control register to enable the USIMn SPI interface.




- Step 4
 - For write operations: write the data to the SIMnD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and SCSn signal. After this, go to step 5. For read operations: the data transferred in on the SDIn line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMnD register.
- Step 5
 Check the WCOLn bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.
- Step 6
 Check the TRFn bit or wait for a USIMn SPI serial bus interrupt.
- Step 7
 Read data from the SIMnD register.
- Step 8 Clear TRFn.
- Step 9
 Go to step 4.

Error Detection

The WCOLn bit in the SIMnC2 register is provided to indicate errors during data transfer. The bit is set by the USIMn SPI serial Interface but must be cleared by the application program. This bit indicates that a data collision has occurred which happens if a write to the SIMnD register takes place during a data transfer operation and will prevent the write operation from continuing.

I²C Interface

The I²C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.



USIMn I²C Master Slave Bus Connection

I²C Interface Operation


The I²C serial interface is a two line interface, a serial data line, SDAn, and serial clock line, SCLn. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I²C bus is identified by a unique address which will be transmitted and received on the I²C bus.

When two devices communicate with each other on the bidirectional I²C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I²C bus, the slave transmit


Rev. 1.50 188 November 21, 2024



mode and the slave receive mode. The pull-high control function pin-shared with SCLn/SDAn pin is still applicable even if USIMn I²C device is activated and the related internal pull-high register could be controlled by its corresponding pull-high control register.



USIMn I²C Block Diagram (n=0~1)



USIMn I²C Interface Operation

The SIMnDEB1 and SIMnDEB0 bits determine the debounce time of the USIMn I²C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I²C data transfer speed, there exists a relationship between the system clock, fsys, and the I²C debounce time. For either the I²C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

Rev. 1.50 189 November 21, 2024



I ² C Debounce Time Selection	I ² C Standard Mode (100kHz)	I ² C Fast Mode (400kHz)
No Debounce	f _{SYS} >2MHz	f _{SYS} >4MHz
2 system clock debounce	f _{SYS} >4MHz	f _{SYS} >8MHz
4 system clock debounce	f _{SYS} >4MHz	f _{sys} >8MHz

USIMn I²C Minimum f_{SYS} Frequency Requirements

I²C Registers

There are three control registers associated with the USIMn I²C bus, SIMnC0, SIMnC1 and SIMnTOC, one address register SIMnA and one data register, SIMnD. Note that the SIMnC1, SIMnD, SIMnA and SIMnTOC registers and their POR values are only available when the USIMn I²C mode is selected by properly configuring the UnMD and SIMn2~SIMn0 bits in the SIMnC0 register.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SIMnC0	SIMn2	SIMn1	SIMn0	UnMD	SIMnDEB1	SIMnDEB0	SIMnEN	SIMnICF				
SIMnC1	HCFn	HAASn	HBBn	HTXn	TXAKn	SRWn	IAMWUn	RXAKn				
SIMnD	D7	D6	D5	D4	D3	D2	D1	D0				
SIMnA	SIMnA6	SIMnA5	SIMnA4	SIMnA3	SIMnA2	SIMnA1	SIMnA0	D0				
SIMnTOC	SIMnTOEN	SIMnTOF	SIMnTOS5	SIMnTOS4	SIMnTOS3	SIMnTOS2	SIMnTOS1	SIMnTOS0				

USIMn I²C Register List (n=0~1)

I²C Data Register

The SIMnD register is used to store the data being transmitted and received. The same register is used by both the USIMn SPI and I²C functions. Before the device writes data to the USIMn I²C bus, the actual data to be transmitted must be placed in the SIMnD register. After the data is received from the USIMn I²C bus, the device can read it from the SIMnD register. Any transmission or reception of data from the USIMn I²C bus must be made via the SIMnD register.

SIMnD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	х

"x": unknown

Bit $7 \sim 0$ **D7~D0**: USIMn SPI/I²C data register bit $7 \sim$ bit 0

I²C Address Register

The SIMnA register is also used by the USIMn SPI interface but has the name SIMnC2. The SIMnA register is the location where the 7-bit slave address of the slave device is stored. Bits $7\sim 1$ of the SIMnA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I^2C bus, sends out an address, which matches the slave address in the SIMnA register, the slave device will be selected.

Rev. 1.50 190 November 21, 2024



SIMnA Register

Bit	7	6	5	4	3	2	1	0
Name	SIMnA6	SIMnA5	SIMnA4	SIMnA3	SIMnA2	SIMnA1	SIMnA0	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~1 SIMnA6~SIMnA0: USIMn I²C slave address

SIMnA6~SIMnA0 is the 7-bit I²C slave address.

Bit 0 **D0**: Reserved bit, can be read or written by application program

I²C Control Registers

There are three control registers for the USIMn I²C interface, SIMnC0, SIMnC1 and SIMnTOC. The SIMnC0 register is used to control the enable/disable function and to to select the I²C slave mode and debounce time. The SIMnC1 register contains the relevant flags which are used to indicate the I²C communication status. Another register, SIMnTOC, is used to control the I²C time-out function and is described in the corresponding section.

SIMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIMn2	SIMn1	SIMn0	UnMD	SIMnDEB1	SIMnDEB0	SIMnEN	SIMnICF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	0	0	0	0	0

Bit 7~5 SIMn2~SIMn0: USIMn SPI/I²C Operating Mode Control

000: SPI master mode; SPI clock is $f_{\mbox{\scriptsize SYS}}/4$

001: SPI master mode; SPI clock is f_{SYS}/16

010: SPI master mode; SPI clock is f_{SYS}/64

011: SPI master mode; SPI clock is f_{SUB}

100: SPI master mode; SPI clock is PTMn CCRP match frequency/2

101: SPI slave mode

110: I²C slave mode

111: Unused mode

When the UnMD bit is cleared to zero, these bits setup the SPI or I^2C operating mode of the USIMn function. As well as selecting if the USIMn I^2C or SPI function, they are used to control the USIMn SPI Master/Slave selection and the SPI Master clock frequency. The USIMn SPI clock is a function of the system clock but can also be chosen to be sourced from PTMn and f_{SUB} . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 UnMD: USIMn UART mode selection bit

0: USIMn SPI or I2C mode

1: USIMn UART mode

This bit is used to select the USIMn UART mode. When this bit is cleared to zero, the actual SPI or I²C mode can be selected using the SIMn2~SIMn0 bits. Note that the UnMD bit must be cleared to zero for USIMn SPI or I²C mode.

Bit 3~2 **SIMnDEB1~SIMnDEB0**: USIMn I²C Debounce Time Selection

00: No debounce

01: 2 system clock debounce

10: 4 system clock debounce

11: 4 system clock debounce

These bits are used to select the I²C debounce time when the USIMn is configured as the I²C interface function by setting the UnMD bit to "0" and SIMn2~SIMn0 bits to "110".



Bit 1 SIMnEN: USIMn SPI/I²C Enable Control

0: Disable 1: Enable

The bit is the overall on/off control for the USIMn SPI/I²C interface. When the SIMnEN bit is cleared to zero to disable the USIMn SPI/I²C interface, the SDIn, SDOn, SCKn and SCSn, or SDAn and SCLn lines will lose their SPI or I²C function and the USIMn operating current will be reduced to a minimum value. When the bit is high the USIMn SPI/I²C interface is enabled. If the USIMn is configured to operate as an SPI interface via the UnMD and SIMn2~SIMn0 bits, the contents of the USIMn SPI control registers will remain at the previous settings when the SIMnEN bit changes from low to high and should therefore be first initialised by the application program. If the USIMn is configured to operate as an I²C interface via the UnMD and SIMn2~SIMn0 bits and the SIMnEN bit changes from low to high, the contents of the USIMn I²C control bits such as HTXn and TXAKn will remain at the previous settings and should therefore be first initialised by the application program while the relevant USIMn I²C flags such as HCFn, HAASn, HBBn, SRWn and RXAKn will be set to their default states.

Bit 0 SIMnICF: USIMn SPI Incomplete Flag

This bit is only available when the USIMn is configured to operate in an SPI slave mode. Refer to the SPI register section.

SIMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCFn	HAASn	HBBn	HTXn	TXAKn	SRWn	IAMWUn	RXAKn
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1

Bit 7 HCFn: USIMn I2C Bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCFn flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated.

Bit 6 HAASn: USIMn I²C Bus address match flag

0: Not address match

1: Address match

The HAASn flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 **HBBn**: USIMn I²C Bus busy flag

0: I2C Bus is not busy

1: I²C Bus is busy

The HBBn flag is the I²C busy flag. This flag will be "1" when the I²C bus is busy which will occur when a START signal is detected. The flag will be set to "0" when the bus is free which will occur when a STOP signal is detected.

Bit 4 HTXn: USIMn I²C slave device is transmitter or receiver selection

0: Slave device is the receiver

1: Slave device is the transmitter

Bit 3 TXAKn: USIMn I²C Bus transmit acknowledge flag

0: Slave send acknowledge flag

1: Slave do not send acknowledge flag

The TXAKn bit is the transmit acknowledge flag. After the slave device receipt of 8 bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAKn bit to "0" before further data is received.

Rev. 1.50 192 November 21, 2024



Bit 2 SRWn: USIMn I²C Slave Read/Write flag

0: Slave device should be in receive mode

1: Slave device should be in transmit mode

The SRWn flag is the I²C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I²C bus. When the transmitted address and slave address is match, that is when the HAASn flag is set high, the slave device will check the SRWn flag to determine whether it should be in transmit mode or receive mode. If the SRWn flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRWn flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.

Bit 1 IAMWUn: USIMn I²C Address Match Wake-up control

0: Disable 1: Enable

This bit should be set high to enable the I²C address match wake up from the SLEEP or IDLE Mode. If the IAMWUn bit has been set before entering either the SLEEP or IDLE mode to enable the I²C address match wake up, then this bit must be cleared to zero by the application program after wake-up to ensure correction device operation.

Bit 0 RXAKn: USIMn I²C Bus Receive acknowledge flag

0: Slave receive acknowledge flag

1: Slave does not receive acknowledge flag

The RXAKn flag is the receiver acknowledge flag. When the RXAKn flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAKn flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAKn flag is "1". When this occurs, the slave transmitter will release the SDAn line to allow the master to send a STOP signal to release the USIMn I²C Bus.


I²C Bus Communication

Communication on the I²C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I²C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAASn bit in the SIMnC1 register will be set and a USIMn interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAASn and SIMnTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the USIMn I²C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRWn bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I²C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

- Step 1
 Set the UnMD, SIMn2~SIMn0 and SIMnEN bits in the SIMnC0 register to "0", "110" and "1" respectively to enable the USIMn I²C bus.
- Step 2
 Write the slave address of the device to the USIMn I²C bus address register SIMnA.
- Step 3
 Set the USIMnE interrupt enable bit of the interrupt control register to enable the USIMn interrupt.

Rev. 1.50 193 November 21, 2024





USIMn I2C Bus Initialisation Flow Chart

I²C Bus Start Signal

The START signal can only be generated by the master device connected to the I²C bus and not by the slave device. This START signal will be detected by all devices connected to the I²C bus. When detected, this indicates that the I²C bus is busy and therefore the HBBn bit will be set. A START condition occurs when a high to low transition on the SDAn line takes place when the SCLn line remains high.

I²C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I²C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal USIMn I²C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRWn bit of the SIMnC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAASn when the addresses match.

As a USIMn I²C bus interrupt signal can come from three sources, when the program enters the interrupt subroutine, the HAASn and SIMnTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the USIMn I²C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMnD register, or in the receive mode where it must implement a dummy read from the SIMnD register to release the SCLn line.

I²C Bus Read/Write Signal

The SRWn bit in the SIMnC1 register defines whether the master device wishes to read data from the I²C bus or write data to the I²C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRWn flag is "1" then this indicates that the master device wishes to read data from the I²C bus, therefore the slave device must be setup to send data to the I²C bus as a transmitter. If the SRWn flag is "0" then this indicates that the master wishes to send data to the I²C bus, therefore the slave device must be setup to read data from the I²C bus as a receiver.

Rev. 1.50 194 November 21, 2024




I²C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I²C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAASn flag is high, the addresses have matched and the slave device must check the SRWn flag to determine if it is to be a transmitter or a receiver. If the SRWn flag is high, the slave device should be setup to be a transmitter so the HTXn bit in the SIMnC1 register should be set to "1". If the SRWn flag is low, then the microcontroller slave device should be setup as a receiver and the HTXn bit in the SIMnC1 register should be set to "0".

I²C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDAn line to allow the master to send a STOP signal to release the USIMn I²C Bus. The corresponding data will be stored in the SIMnD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMnD register. If setup as a receiver, the slave device must read the transmitted data from the SIMnD register.

When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAKn, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAKn bit in the SIMnC1 register to determine if it is to send another data byte, if not then it will release the SDAn line and wait the receipt of a STOP signal from the master.




USIMn I²C Communication Timing Diagram

Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMnD register, or in the receive mode where it must implement a dummy read from the SIMnD register to release the SCLn line.

Rev. 1.50 195 November 21, 2024






USIMn I2C Bus ISR Flow Chart

I²C Time-out Control

In order to reduce the problem of I^2C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I^2C is not received for a while, then the I^2C circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an I^2C bus "START" & "address match" condition, and is cleared by an SCLn falling edge. Before the next SCLn falling edge arrives, if the time elapsed is greater than the time-out setup by the SIMnTOC register, then a time-out condition will occur. The time-out function will stop when an I^2C "STOP" condition occurs.

Rev. 1.50 196 November 21, 2024





When an I²C time-out counter overflow occurs, the counter will stop and the SIMnTOEN bit will be cleared to zero and the SIMnTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate a USIMn interrupt. When an I²C time-out occurs, the I²C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After USIMn I ² C Time-out
SIMnD, SIMnA, SIMnC0	No change
SIMnC1	Reset to POR condition

USIMn I²C Registers after Time-out

The SIMnTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using SIMTOS[5:0] bits in the SIMnTOC register. The time-out time is given by the formula: $(1\sim64)\times(32/f_{SUB})$. This gives a time-out period which ranges from about 1ms to 64ms.

SIMnTOC Register

Bit	7	6	5	4	3	2	1	0
Name	SIMnTOEN	SIMnTOF	SIMnTOS5	SIMnTOS4	SIMnTOS3	SIMnTOS2	SIMnTOS1	SIMnTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **SIMnTOEN**: USIMn I²C Time-out control

0: Disable 1: Enable

Bit 6 **SIMnTOF**: USIMn I²C Time-out flag

0: No time-out occurred1: Time-out occurred

This bit is set high when time-out occurs and can only be cleared to zero by application program.

Bit 5~0 **SIMnTOS5~SIMnTOS0**: USIMn I²C Time-out period selection

I²C time-out clock source is f_{SUB}/32.

 I^2C time-out time is equal to (SIMnTOS[5:0]+1)×(32/ f_{SUB}).

Rev. 1.50 197 November 21, 2024




UART Interface

Each USIM contains an integrated full-duplex or half-duplex asynchronous serial communication UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The USIMn UART function shares the same internal interrupt vector with the USIMn SPI and I²C interfaces which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:

- Full-duplex or half-duplex (single wire mode) asynchronous communication
- 8 or 9 bits character length
- Even, odd or no parity options
- · One or two stop bits
- Baud rate generator with 8-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- · Separately enabled transmitter and receiver
- 2-byte Deep FIFO Receive Data Buffer
- URXn/UTXn pin wake-up function
- Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
 - Transmitter Empty
 - · Transmitter Idle
 - Receiver Full
 - · Receiver Overrun
 - Address Mode Detect




MCU Data Bus

USIMn UART Data Transfer Block Diagram - UnSWM=0 (n=0~1)

Rev. 1.50 198 November 21, 2024





USIMn UART Data Transfer Block Diagram - UnSWM=1 (n=0~1)

UART External Pins

To communicate with an external serial interface, the internal UART has two external pins known as UTXn pin and URXn/UTXn pin, which are pin-shared with I/O or other pin functions. The UTXn and URXn/UTXn pins are the UART transmitter and receiver pins respectively. The UTXn and URXn/UTXn pin function should first be selected by the corresponding pin-shared function selection register before the USIMn UART function is used. Along with the UnMD bit, the URnEN bit, the UnTXEN or UnRXEN bits, if set, will setup these pins to transmitter output and receiver input conditions. At this time the internal pull-high resistor related to the transmitter output pin will be disabled, while the internal pull-high resistor related to the receiver input pin is controlled by the corresponding I/O pull-high function control bit. When the UTXn or URXn/UTXn pin function is disabled by clearing the UnMD, URnEN, UnTXEN or UnRXEN bit, the UTXn or URXn/UTXn pin will be set to a floating state.

UART Single Wire Mode

The UART function also supports a Single Wire Mode communication which is selected using the UnSWM bit in the UnUCR3 register. When the UnSWM bit is set high, the UART function will be in the single wire mode. In the single wire mode, a single URXn/UTXn pin can be used to transmit and receive data depending upon the corresponding control bits. When the UnRXEN bit is set high, the URXn/UTXn pin is used as a receiver pin. When the UnRXEN bit is cleared to zero and the UnTXEN bit is set high, the URXn/UTXn pin will act as a transmitter pin.

It is recommended not to set both the UnRXEN and UnTXEN bits high in the single wire mode. If both the UnRXEN and UnTXEN bits are set high, the UnRXEN bit will have the priority and the UART will act as a receiver.

It is important to note that the functional description in this UART chapter, which is described from the full-duplex communication standpoint, also applies to the half-duplex (single wire mode) communication except the pin usage. In the single wire mode, the UTXn pin mentioned in this chapter should be replaced by the URXn/UTXn pin to understand the whole UART single wire mode function.

In the single wire mode, the data can also be transmitted on the UTXn pin in a transmission operation with proper software configurations. Therefore, the data will be output on the URXn/UTXn and UTXn pins.

UART Data Transfer Scheme

The UART Data Transfer Block Diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the UnTXR_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the UTXn pin at a rate controlled by the Baud Rate

Rev. 1.50 199 November 21, 2024



Generator. Only the UnTXR_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external URXn/UTXn pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal UnTXR_RXR register, where it is buffered and can be manipulated by the application program. Only the UnTXR_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register in the Data Memory. This shared register known as the UnTXR_RXR register is used for both data transmission and data reception.

UART Status and Control Registers

There are seven control registers associated with the USIMn UART function. The UnMD bit in the SIMnC0 register can be used to select the USIMn UART interface. The UnSWM bit in the UnUCR3 register is used to enable/disable the UART Single Wire Mode. The UnUSR, UnUCR1 and UnUCR2 registers control the overall function of the USIMn UART, while the UnBRG register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the UnTXR_RXR data register. Note that USIMn UART related registers and their POR values are only available when the UART mode is selected by setting the UnMD bit in the SIMnC0 register to "1".

Register	Bit									
Name	7	6	5	4	3	2	1	0		
SIMnC0	SIMn2	SIMn1	SIMn0	UnMD	SIMnDEB1	SIMnDEB0	SIMnEN	SIMnICF		
UnUSR	UnPERR	UnNF	UnFERR	UnOERR	UnRIDLE	UnRXIF	UnTIDLE	UnTXIF		
UnUCR1	URnEN	UnBNO	UnPREN	UnPRT	UnSTOPS	UnTXBRK	UnRX8	UnTX8		
UnUCR2	UnTXEN	UnRXEN	UnBRGH	UnADDEN	UnWAKE	UnRIE	UnTIIE	UnTEIE		
UnUCR3	_	_	_	_	_	_	_	UnSWM		
UnTXR_RXR	UnTXRX7	UnTXRX6	UnTXRX5	UnTXRX4	UnTXRX3	UnTXRX2	UnTXRX1	UnTXRX0		
UnBRG	UnBRG7	UnBRG6	UnBRG5	UnBRG4	UnBRG3	UnBRG2	UnBRG1	UnBRG0		

USIMn UART Register List (n=0~1)

SIMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIMn2	SIMn1	SIMn0	UnMD	SIMnDEB1	SIMnDEB0	SIMnEN	SIMnICF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	0	0	0	0	0

Bit 7~5 SIMn2~SIMn0: USIMn SPI/I²C Operating Mode Control

When the UnMD bit is cleared to zero, these bits setup the SPI or I²C operating mode of the USIMn function. Refer to the SPI or I²C register section for more details.

Bit 4 UnMD: USIMn UART mode selection bit

0: USIMn SPI or I²C mode 1: USIMn UART mode

This bit is used to select the USIMn UART mode. When this bit is cleared to zero, the actual SPI or I²C mode can be selected using the SIMn2~SIMn0 bits. Note that the UnMD bit must be cleared to zero for USIMn SPI or I²C mode.

Bit 3~2 **SIMnDEB1~SIMnDEB0**: USIMn I²C Debounce Time Selection

Refer to the I²C register section.

Rev. 1.50 200 November 21, 2024



Bit 1 SIMnEN: USIMn SPI/I²C Enable Control

This bit is only available when the USIMn is configured to operate in an SPI or I²C mode with the UnMD bit cleared to zero. Refer to the SPI or I²C register section for

more details.

Bit 0 SIMnICF: USIMn SPI Incomplete Flag

Refer to the SPI register section.

UnUSR Register

The UnUSR register is the status register for the USIMn UART, which can be read by the program to determine the present status of the UART. All flags within the UnUSR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	UnPERR	UnNF	UnFERR	UnOERR	UnRIDLE	UnRXIF	UnTIDLE	UnTXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7 UnPERR: Parity error flag

0: No parity error is detected

1: Parity error is detected

The UnPERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared to zero by a software sequence which involves a read to the status register UnUSR followed by an access to the UnTXR_RXR data register.

Bit 6 UnNF: Noise flag

0: No noise is detected

1: Noise is detected

The UnNF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The UnNF flag is set during the same cycle as the UnRXIF flag but will not be set in the case of as overrun. The UnNF flag can be cleared to zero by a software sequence which will involve a read to the status register UnUSR followed by an access to the UnTXR_RXR data register.

Bit 5 UnFERR: Framing error flag

0: No framing error is detected

1: Framing error is detected

The UnFERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared to zero by a software sequence which will involve a read to the status register UnUSR followed by an access to the UnTXR RXR data register.

Bit 4 UnOERR: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The UnOERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the UnTXR_RXR receive data register. The flag is cleared to zero by a software sequence, which is a read to the status register UnUSR followed by an access to the UnTXR_RXR data register.



Bit 3 UnRIDLE: Receiver status

- 0: Data reception is in progress (Data being received)
- 1: No data reception is in progress (Receiver is idle)

The UnRIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the UnRIDLE bit is "1" indicating that the UART receiver is idle and the URXn/UTXn pin stays in logic high condition.

Bit 2 UnRXIF: Receive UnTXR RXR data register status

- 0: UnTXR RXR data register is empty
- 1: UnTXR RXR data register has available data

The UnRXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the UnTXR_RXR read data register is empty. When the flag is "1", it indicates that the UnTXR_RXR read data register contains new data. When the contents of the shift register are transferred to the UnTXR_RXR register, an interrupt is generated if UnRIE=1 in the UnUCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags UnNF, UnFERR, and/or UnPERR are set within the same clock cycle. The UnRXIF flag will eventually be cleared to zero when the UnUSR register is read with UnRXIF set, followed by a read from the UnTXR_RXR register, and if the UnTXR_RXR register has no more new data available.

Bit 1 UnTIDLE: Transmission idle

- 0: Data transmission is in progress (Data being transmitted)
- 1: No data transmission is in progress (Transmitter is idle)

The UnTIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the UnTXIF flag is "1" and when there is no transmit data or break character being transmitted. When UnTIDLE is equal to "1", the UTXn pin becomes idle with the pin state in logic high condition. The UnTIDLE flag is cleared to zero by reading the UnUSR register with UnTIDLE set and then writing to the UnTXR_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent

Bit 0 UnTXIF: Transmit UnTXR_RXR data register status

- 0: Character is not transferred to the transmit shift register
- 1: Character has transferred to the transmit shift register (UnTXR_RXR data register is empty)

The UnTXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the UnTXR_RXR data register. The UnTXIF flag is cleared to zero by reading the UART status register (UnUSR) with UnTXIF set and then writing to the UnTXR_RXR data register. Note that when the UnTXEN bit is set, the UnTXIF flag bit will also be set since the transmit data register is not yet full.

Rev. 1.50 202 November 21, 2024



UnUCR1 Register

The UnUCR1 register together with the UnUCR2 and UnUCR3 registers are the three UART control registers that are used to set the various options for the USIMn UART function, such as overall on/off control, parity control, data transfer bit length, single wire mode communication etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	URnEN	UnBNO	UnPREN	UnPRT	UnSTOPS	UnTXBRK	UnRX8	UnTX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	Х	0

"x": unknown

Bit 7 URnEN: USIMn UART function enable control

0: Disable UART. UTXn and URXn/UTXn pins are in a floating state

1: Enable UART. UTXn and URXn/UTXn pins function as UART pins

The URnEN bit is the USIMn UART enable bit. When this bit is equal to "0", the UART will be disabled and the URXn/UTXn pin as well as the UTXn pin will be set in a floating state. When the bit is equal to "1", the UART will be enabled if the UnMD bit is set and the UTXn and URXn/UTXn pins will function as defined by the UnSWM mode selection bit together with the UnTXEN and UnRXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the UnTXEN, UnRXEN, UnTXBRK, UnRXIF, UnOERR, UnFERR, UnPERR and UnNF bits will be cleared to zero, while the UnTIDLE, UnTXIF and UnRIDLE bits will be set high. Other control bits in UnUCR1, UnUCR2, UnUCR3 and UnBRG registers will remain unaffected. If the UART is active and the URnEN bit is cleared to zero, all pending transmissions and receptions will be terminated and the interface will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

Bit 6 UnBNO: Number of data transfer bits selection

0: 8-bit data transfer

1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits UnRX8 and UnTX8 will be used to store the 9th bit of the received and transmitted data respectively. Note that the 9th bit of data if UnBNO=1, or the 8th bit of data if UnBNO=0, which is used as the parity bit, does not transfer to UnRX8 or UnTXR_RXR.7 respectively when the parity function is enabled.

Bit 5 UnPREN: Parity function enable control

0: Parity function is disabled

1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled.

Bit 4 UnPRT: Parity type selection bit

0: Even parity for parity generator

1: Odd parity for parity generator

This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected.

Bit 3 UnSTOPS: Number of Stop bits selection for transmitter

0: One stop bit format is used

1: Two stop bits format is used



This bit determines if one or two stop bits are to be used for transmitter. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used

Bit 2 UnTXBRK: Transmit break character

0: No break character is transmitted

1: Break characters transmit

The UnTXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the UTXn pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the UnTXBRK bit is reset.

Bit 1 UnRX8: Receive data bit 8 for 9-bit data transfer format (read only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as UnRX8. The UnBNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

Bit 0 UnTX8: Transmit data bit 8 for 9-bit data transfer format (write only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as UnTX8. The UnBNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

UnUCR2 Register

The UnUCR2 register is the second of the USIMn UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various USIMn UART mode interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UnTXEN	UnRXEN	UnBRGH	UnADDEN	UnWAKE	UnRIE	UnTIIE	UnTEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 UnTXEN: USIMn UART Transmitter enabled control

0: UART transmitter is disabled1: UART transmitter is enabled

The bit named UnTXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the UTXn pin will be set in a floating state.

If the UnTXEN bit is equal to "1" and the UnMD and URnEN bit are also equal to "1", the transmitter will be enabled and the UTXn pin will be controlled by the UART. Clearing the UnTXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the UTXn pin will be set in a floating state.

Bit 6 UnRXEN: USIMn UART Receiver enabled control

0: UART receiver is disabled1: UART receiver is enabled

The bit named UnRXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the URXn/UTXn pin will be set in a floating state. If the UnRXEN bit is equal to "1" and the UnMD and URnEN bit are also equal to "1", the receiver will be enabled and the URXn/UTXn pin will be controlled by the UART. Clearing the UnRXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the URXn/UTXn pin will be set in a floating state.

Rev. 1.50 204 November 21, 2024



Bit 5 UnBRGH: Baud Rate speed selection

0: Low speed baud rate

1: High speed baud rate

The bit named UnBRGH selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register UnBRG, controls the Baud Rate of the USIMn UART. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.

Bit 4 UnADDEN: Address detect function enable control

0: Address detect function is disabled

1: Address detect function is enabled

The bit named UnADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to UnTXRX7 if UnBNO=0 or the 9th bit, which corresponds to UnRX8 if UnBNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of UnBNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

Bit 3 UnWAKE: URXn/UTXn pin wake-up USIMn UART function enable control

0: URXn/UTXn pin wake-up UART function is disabled

1: URXn/UTXn pin wake-up UART function is enabled

This bit is used to control the wake-up USIMn UART function when a falling edge on the URXn/UTXn pin occurs. Note that this bit is only available when the UART clock (f_H) is switched off. There will be no URXn/UTXn pin wake-up UART function if the UART clock (f_H) exists. If the UnWAKE bit is set high as the UART clock (f_H) is switched off, a UART wake-up request will be initiated when a falling edge on the URXn/UTXn pin occurs. When this request happens and the corresponding interrupt is enabled, an URXn/UTXn pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock (f_H) via the application program. Otherwise, the UART function cannot resume even if there is a falling edge on the URXn/UTXn pin when the UnWAKE bit is cleared to zero.

Bit 2 UnRIE: Receiver interrupt enable control

0: Receiver related interrupt is disabled

1: Receiver related interrupt is enabled

This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag UnOERR or receive data available flag UnRXIF is set, the USIMn interrupt request flag USIMnF will be set. If this bit is equal to "0", the USIMn interrupt request flag USIMnF will not be influenced by the condition of the UnOERR or UnRXIF flags.

Bit 1 UnTIIE: Transmitter Idle interrupt enable control

0: Transmitter idle interrupt is disabled

1: Transmitter idle interrupt is enabled

This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag UnTIDLE is set, due to a transmitter idle condition, the USIMn interrupt request flag USIMnF will be set. If this bit is equal to "0", the USIMn interrupt request flag USIMnF will not be influenced by the condition of the UnTIDLE flag.

Bit 0 UnTEIE: Transmitter Empty interrupt enable control

0: Transmitter empty interrupt is disabled

1: Transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag UnTXIF is set, due to a transmitter empty condition, the USIMn interrupt request flag USIMnF will be set. If this bit is equal to "0", the USIMn interrupt request flag USIMnF will not be influenced by the condition of the UnTXIF flag.



UnUCR3 Register

The UnUCR3 register is used to enable the USIMn UART Single Wire Mode communication. As the name suggests in the single wire mode the UART communication can be implemented in one single line, URXn/UTXn, together with the control of the UnRXEN and UnTXEN bits in the UnUCR2 register.

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	UnSWM
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 UnSWM: Single Wire Mode enable control

- 0: Disable, the URXn/UTXn pin is used as UART receiver function only
- 1: Enable, the URXn/UTXn pin can be used as UART receiver or transmitter function controlled by the UnRXEN and UnTXEN bits

Note that when the Single Wire Mode is enabled, if both the UnRXEN and UnTXEN bits are high, the URXn/UTXn pin will just be used as UART receiver input.

UnTXR_RXR Register

The UnTXR_RXR register is the data register which is used to store the data to be transmitted on the UTXn pin or being received from the URXn/UTXn pin.

Bit	7	6	5	4	3	2	1	0
Name	UnTXRX7	UnTXRX6	UnTXRX5	UnTXRX4	UnTXRX3	UnTXRX2	UnTXRX1	UnTXRX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	х	Х	Х	Х	х	Х

"x": unknown

Bit 7~0 UnTXRX7~UnTXRX0: UART Transmit/Receive Data bit 7 ~ bit 0

UnBRG Register

Bit	7	6	5	4	3	2	1	0
Name	UnBRG7	UnBRG6	UnBRG5	UnBRG4	UnBRG3	UnBRG2	UnBRG1	UnBRG0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit 7~0 **UnBRG7~ UnBRG0**: Baud Rate values

By programming the UnBRGH bit in UnUCR2 register which allows selection of the related formula described above and programming the required value in the UnBRG register, the required baud rate can be setup.

Note: Baud rate= $f_H/[64\times(N+1)]$ if UnBRGH=0. Baud rate= $f_H/[16\times(N+1)]$ if UnBRGH=1.

Baud Rate Generator

To setup the speed of the serial data communication, the USIMn UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register UnBRG and the second is the value of the UnBRGH bit in the UnUCR2 control register. The UnBRGH bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the UnBRG register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the UnBRG register and has a range of between 0 and 255.

Rev. 1.50 206 November 21, 2024



UnBRGH Bit	0	1
USIMn UART Baud Rate (BR)	f _H /[64×(N+1)]	f _H /[16×(N+1)]

By programming the UnBRGH bit which allows selection of the related formula and programming the required value in the UnBRG register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the UnBRG register, there will be an error associated between the actual and requested value. The following example shows how the UnBRG register value N and the error value can be calculated.

Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, and with UnBRGH cleared to zero determine the UnBRG register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired baud rate $BR=/[64\times(N+1)]$

Re-arranging this equation gives $N=[f_H/(BR\times64)]-1$

Giving a value for $N=[4000000/(4800\times64)] - 1=12.0208$

To obtain the closest value, a decimal value of 12 should be placed into the UnBRG register. This gives an actual or calculated baud rate value of BR=4000000/[64×(12+1)]=4808

Therefore the error is equal to (4808 - 4800)/4800=0.16%

UART Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding UnBNO, UnPRT, UnPREN, and UnSTOPS bits in the UnUCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

Enabling/Disabling the UART Interface

The basic on/off function of the internal USIMn UART function is controlled using the URnEN bit in the UnUCR1 register. When the USIMn UART mode is selected by setting the UnMD bit in the SIMnC0 register to "1", if the URnEN, UnTXEN and UnRXEN bits are set, then these two UART pins will act as normal UTXn output pin and URXn/UTXn input pin respectively. If no data is being transmitted on the UTXn pin, then it will default to a logic high value.

Clearing the URnEN bit will disable the UTXn and URXn/UTXn pin and allow these pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits UnTXEN, UnRXEN, UnTXBRK, UnRXIF, UnOERR, UnFERR, UnPERR and UnNF being cleared while bits UnTIDLE, UnTXIF and UnRIDLE will be set. The remaining control bits in the UnUCR1, UnUCR2, UnUCR3 and UnBRG registers will remain unaffected. If the URnEN bit in the UnUCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.

Rev. 1.50 207 November 21, 2024




Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UnUCR1 register. The UnBNO bit controls the number of data bits which can be set to either 8 or 9, the UnPRT bit controls the choice of odd or even parity, the UnPREN bit controls the parity on/off function and the UnSTOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only used for the transmitter. There is only one stop bit for the receiver.

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit
Example of 8	B-bit Data Forr	nats		
1	8	0	0	1
1	7	0	1	1
1	7	1	0	1
Example of 9	-bit Data Forr	nats		
1	9	0	0	1
1	8	0	1	1
1	8	1	0	1

Transmitter Receiver Data Format

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



UART Transmitter

Data word lengths of either 8 or 9 bits can be selected by programming the UnBNO bit in the UnUCR1 register. When UnBNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the UnTX8 bit in the UnUCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the UnTXR RXR register. The data to be transmitted is loaded into this UnTXR_RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the UnTXR RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the UnTXEN bit is set, but the data will not be transmitted until the UnTXR RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the UnTXR RXR register, after which the UnTXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the UnTXR_RXR register will result in an immediate transfer

Rev. 1.50 208 November 21, 2024



to the TSR. If during a transmission the UnTXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The UTXn output pin can then be configured as the I/O or other pin-shared function by configuring the corresponding pin-shared control bits.

Transmitting Data

When the UART is transmitting data, the data is shifted on the UTXn pin from the shift register, with the least significant bit first. In the transmit mode, the UnTXR_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the UnTX8 bit in the UnUCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the UnBNO, UnPRT, UnPREN and UnSTOPS bits to define the required word length, parity type and number of stop bits.
- Setup the UnBRG register to select the desired baud rate.
- Set the UnTXEN bit ensure that the UTXn pin is used as a UART transmitter pin.
- Access the UnUSR register and write the data that is to be transmitted into the UnTXR_RXR register. Note that this step will clear the UnTXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when UnTXIF=0, data will be inhibited from being written to the UnTXR_RXR register. Clearing the UnTXIF flag is always achieved using the following software sequence:

- 1. A UnUSR register access
- 2. A UnTXR RXR register write execution

The read-only UnTXIF flag is set by the UART hardware and if set indicates that the UnTXR_RXR register is empty and that other data can now be written into the UnTXR_RXR register without overwriting the previous data. If the UnTEIE bit is set then the UnTXIF flag will generate an interrupt.

During a data transmission, a write instruction to the UnTXR_RXR register will place the data into the UnTXR_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the UnTXR_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the UnTXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the UnTIDLE bit will be set. To clear the UnTIDLE bit the following software sequence is used:

- 1. A UnUSR register access
- 2. A UnTXR RXR register write execution

Note that both the UnTXIF and UnTIDLE bits are cleared by the same software sequence.

Transmitting Break

If the UnTXBRK bit is set high and the state keeps for a time greater than $[(UnBRG+1)\times t_H]$ while UnTIDLE=1, then the break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by $13\times N$ '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the UnTXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the UnTXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the UnTXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic



logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

UART Receiver

The UART is capable of receiving word lengths of either 8 or 9 bits. If the UnBNO bit is set, the word length will be set to 9 bits with the MSB being stored in the UnRX8 bit of the UnUCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the URXn/UTXn pin input is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the URXn/UTXn pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external URXn/UTXn pin input is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the URXn/UTXn pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

Receiving Data

When the UART receiver is receiving data, the data is serially shifted in on the external URXn/UTXn pin input, LSB first. In the read mode, the UnTXR_RXR register forms a buffer between the internal bus and the receiver shift register. The UnTXR_RXR register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from UnTXR_RXR before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error UnOERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of UnBNO, UnPRT and UnPREN bits to define the word length, parity type.
- Setup the UnBRG register to select the desired baud rate.
- Set the UnRXEN bit to ensure that the URXn/UTXn pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The UnRXIF bit in the UnUSR register will be set when the UnTXR_RXR register has data available. There will be at most one more character available before an overrun error occurs.
- When the contents of the shift register have been transferred to the UnTXR_RXR register, then if the UnRIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The UnRXIF bit can be cleared using the following software sequence:

- 1. A UnUSR register access
- 2. A UnTXR RXR register read execution

Receiving Break

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the UnBNO bit plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by UnBNO plus one stop bit. The UnRXIF bit is set, UnFERR is set, zeros are loaded into the receive data register, interrupts are

Rev. 1.50 210 November 21, 2024



generated if appropriate and the UnRIDLE bit is set. A break is regarded as a character that contains only zeros with the UnFERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the UnFERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The receiver will not make the assumption that the break condition on the line is the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the UnRIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, UnFERR, will be set.
- The receive data register, UnTXR_RXR, will be cleared.
- The UnOERR, UnNF, UnPERR, UnRIDLE or UnRXIF flags will possibly be set.

Idle Status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the UnUSR register, otherwise known as the UnRIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the UnRIDLE flag will have a high value, which indicates the receiver is in an idle condition.

Receiver Interrupt

The read only receive interrupt flag UnRXIF in the UnUSR register is set by an edge generated by the receiver. An interrupt is generated if UnRIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, UnTXR_RXR. An overrun error can also generate an interrupt if UnRIE=1.

Managing Receiver Errors

Several types of reception errors can occur within the UART interface, the following section describes the various types and how they are managed by the UART.

Overrun Error - UnOERR

The UnTXR_RXR register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the UnTXR_RXR register. If this is not done, the overrun error flag UnOERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The UnOERR flag in the UnUSR register will be set.
- The UnTXR RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the UnRIE bit is set.

The UnOERR flag can be cleared by an access to the UnUSR register followed by a read to the UnTXR_RXR register.

Noise Error - UnNF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

Rev. 1.50 211 November 21, 2024



- The read only noise flag, UnNF, in the UnUSR register will be set on the rising edge of the UnRXIF bit.
- Data will be transferred from the Shift register to the UnTXR RXR register.
- No interrupt will be generated. However this bit rises at the same time as the UnRXIF bit which itself generates an interrupt.

Note that the UnNF flag is reset by a UnUSR register read operation followed by a UnTXR_RXR register read operation.

Framing Error - UnFERR

The read only framing error flag, UnFERR, in the UnUSR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the UnFERR flag will be set. The UnFERR flag and the received data will be recorded in the UnUSR and UnTXR_RXR registers respectively, and the flag is cleared in any reset.

Parity Error - UnPERR

The read only parity error flag, UnPERR, in the UnUSR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, UnPREN=1, and if the parity type, odd or even is selected. The read only UnPERR flag and the received data will be recorded in the UnUSR and UnTXR_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, UnFERR and UnPERR, in the UnUSR register should first be read by the application program before reading the data word.

UART Interrupt Structure

Several individual UART conditions can trigger a USIMn interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an URXn/UTXn pin wake-up. When any of these conditions are created, if the global interrupt enable bit and the USIMn interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding UnUSR register flags which will generate a USIMn interrupt if its associated interrupt enable control bit in the UnUCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual USIMn UART mode interrupt sources.


The address detect condition, which is also a USIMn UART mode interrupt source, does not have an associated flag, but will generate a USIMn interrupt when an address detect condition occurs if its function is enabled by setting the UnADDEN bit in the UnUCR2 register. An URXn/UTXn pin wake-up, which is also a USIMn UART mode interrupt source, does not have an associated flag, but will generate a USIMn interrupt if the UART clock ($f_{\rm H}$) source is switched off and the UnWAKE and UnRIE bits in the UnUCR2 register are set when a falling edge on the URXn/UTXn pin occurs. Note that in the event of an URXn/UTXn wake-up interrupt occurring, there will be a certain period of delay, commonly known as the System Start-up Time, for the oscillator to restart and stabilize before the system resumes normal operation.

Note that the UnUSR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the USIMn

Rev. 1.50 212 November 21, 2024



interrupt enable control bit in the interrupt control register of the microcontroller to decide whether the interrupt requested by the USIMn UART interface is masked out or allowed.



USIMn UART Interrupt Structure

Address Detect Mode

Setting the Address Detect Mode bit, UnADDEN, in the UnUCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the UnRXIF flag. If the UnADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the USIMnE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if UnBNO=1 or the 8th bit if UnBNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the UnADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the UnRXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit UnPREN to zero.

UnADDEN	9th Bit if UnBNO=1, 8th Bit if UnBNO=0	USIMn Interrupt Generated
0	0	√
U	1	√
1	0	×
1	1	√

UnADDEN Bit Function

UART Power Down and Wake-up

When the UART clock (f_H) is off, the UART will cease to function, all clock sources to the interface are shutdown. If the UART clock (f_H) is off while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the IDLE or SLEEP mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP mode, note that the UnUSR, UnUCR1, UnUCR2, UnUCR3, UnTXR_RXR as well as the UnBRG register will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

Rev. 1.50 213 November 21, 2024



The UART function contains a receiver URXn/UTXn pin wake-up function, which is enabled or disabled by the UnWAKE bit in the UnUCR2 register. If this bit, along with the USIMn UART mode selection bit, UnMD, the UART enable bit, URnEN, the receiver enable bit, UnRXEN and the receiver interrupt bit, UnRIE, are all set when the UART clock (fH) is off, then a falling edge on the URXn/UTXn pin will trigger an URXn/UTXn pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the URXn/UTXn pin will be ignored.

For a USIMn UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the USIMn interrupt enable bit, USIMnE, must be set. If the EMI and USIMnE bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the USIMn interrupt will not be generated until after this time has elapsed.

Serial Peripheral Interface - SPI

The device contains an independent SPI function. It is important not to confuse this independent SPI function with the additional one contained within the combined USIM function, which is described in another section of this datasheet.

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, however the device provides only one SPISCS pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pins to select the slave devices.


SPI Interface Operation

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SPISDI, SPISDO, SPISCK and SPISCS. Pins SPISDI and SPISDO are the Serial Data Input and Serial Data Output lines, the SPISCK pin is the Serial Clock line and SPISCS is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins, the SPI interface must first be enabled by configuring the corresponding selection bits in the pin-shared function selection registers. The SPI can be disabled or enabled using the SPIEN bit in the SPICO register. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single SPISCS pin only one slave device can be utilized. The pull-high resistors of the SPI pin-shared I/O are selected using pull-high control registers when the SPI function is enabled and the corresponding pins are used as SPI input pins.

The <u>SPISCS</u> pin is controlled by software, set <u>SPICSEN</u> bit to 1 to enable the <u>SPISCS</u> pin function, and clear <u>SPICSEN</u> bit to 0, the <u>SPISCS</u> pin will be floating state.

Rev. 1.50 214 November 21, 2024






SPI Master/Slave Connection

The SPI function in the device offers the following features:

- Full duplex synchronous data transfer
- Both Master and Slave modes
- LSB first or MSB first data transmission modes
- · Transmission complete flag
- · Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as SPICSEN and SPIEN.



SPI Registers

There are three internal registers which control the overall operation of the SPI interface. These are the SPID data register and two registers, SPIC0 and SPIC1.

Register		Bit									
Name	7	6	5	4	3	2	1	0			
SPIC0	SPIM2	SPIM1	SPIM0	_	_	_	SPIEN	SPIICF			
SPIC1	_	_	SPICKPOLB	SPICKEG	SPIMLS	SPICSEN	SPIWCOL	SPITRF			
SPID	D7	D6	D5	D4	D3	D2	D1	D0			

SPI Register List

Rev. 1.50 215 November 21, 2024



SPI Data Register

The SPID register is used to store the data being transmitted and received. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SPID register. After the data is received from the SPI bus, the device can read it from the SPID register. Any transmission or reception of data from the SPI bus must be made via the SPID register.

SPID Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	Х	Х	Х	Х	х	Х

"x": unknown

Bit $7 \sim 0$ **D7~D0**: SPI data register bit $7 \sim$ bit 0

SPI Control Registers

There are also two control registers for the SPI interface, SPIC0 and SPIC1. The SPIC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SPIC1 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

SPIC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SPIM2	SPIM1	SPIM0	_	_	_	SPIEN	SPIICF
R/W	R/W	R/W	R/W	_	_	_	R/W	R/W
POR	1	1	1	_	_	_	0	0

Bit 7~5 SPIM2~SPIM0: SPI operating mode control

000: SPI master mode; SPI clock is f_{SYS}/4

001: SPI master mode; SPI clock is f_{SYS}/16

010: SPI master mode; SPI clock is f_{SYS}/64

011: SPI master mode; SPI clock is f_{SUB}

100: SPI master mode; SPI clock is STM CCRP match frequency/2

101: SPI slave mode

110: SPI disable

111: SPI disable

These bits are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from STM and f_{SUB} . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4~2 Unimplemented, read as "0"

Bit 1 SPIEN: SPI enable control

0: Disable 1: Enable

The bit is the overall on/off control for the SPI interface. When the SPIEN bit is cleared to zero to disable the SPI interface, the SPISDI, SPISDO, SPISCK and SPISCS lines will lose their SPI function and the SPI operating current will be reduced to a minimum value. When the bit is high the SPI interface is enabled.

Bit 0 SPIICF: SPI incomplete flag

0: SPI incomplete condition is not occurred

1: SPI incomplete condition is occurred

This bit is only available when the SPI is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SPIEN and SPICSEN bits both being

Rev. 1.50 216 November 21, 2024



set high but the SPISCS line is pulled high by the external master device before the SPI data transfer is completely finished, the SPIICF bit will be set high together with the SPITRF bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the SPITRF bit will not be set high if the SPIICF bit is set high by software application program.

SPIC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	SPICKPOLB	SPICKEG	SPIMLS	SPICSEN	SPIWCOL	SPITRF
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 SPICKPOLB: SPI clock line base condition selection

0: The SPISCK line will be high when the clock is inactive

1: The SPISCK line will be low when the clock is inactive

The SPICKPOLB bit determines the base condition of the clock line, if the bit is high, then the SPISCK line will be low when the clock is inactive. When the SPICKPOLB bit is low, then the SPISCK line will be high when the clock is inactive.

Bit 4 SPICKEG: SPI SPISCK clock active edge type selection

SPICKPOLB=0

0: SPISCK has high base level with data capture on SPISCK rising edge

1: SPISCK has high base level with data capture on SPISCK falling edge

SPICKPOLB=1

0: SPISCK has low base level with data capture on SPISCK falling edge

1: SPISCK has low base level with data capture on SPISCK rising edge

The SPICKEG and SPICKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before a data transfer is executed otherwise an erroneous clock edge may be generated. The SPICKPOLB bit determines the base condition of the clock line, if the bit is high, then the SPISCK line will be low when the clock is inactive. When the SPICKPOLB bit is low, then the SPISCK line will be high when the clock is inactive. The SPICKEG bit determines active clock edge type which depends upon the condition of the SPICKPOLB bit.

Bit 3 SPIMLS: SPI data shift order

0: LSB first

1: MSB first

This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first.

Bit 2 SPICSEN: SPI SPISCS pin control

0: Disable

1: Enable

The SPICSEN bit is used as an enable/disable for the $\overline{\text{SPISCS}}$ pin. If this bit is low, then the $\overline{\text{SPISCS}}$ pin will be disabled and placed into a floating condition. If the bit is high the $\overline{\text{SPISCS}}$ pin will be enabled and used as a select pin.

Bit 1 SPIWCOL: SPI write collision flag

0: No collision

1: Collision

The SPIWCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SPID register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared to zero by the application program.



Bit 0 SPITRF: SPI Transmit/Receive complete flag

0: SPI data is being transferred

1: SPI data transmission is completed


The SPITRF bit is the Transmit/Receive Complete flag and is set "1" automatically when an SPI data transmission is completed, but must cleared to zero by the application program. It can be used to generate an interrupt.

SPI Communication

After the SPI interface is enabled by setting the SPIEN bit high, then in the Master Mode, when data is written to the SPID register, transmission/reception will begin simultaneously. When the data transfer is complete, the SPITRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SPID register will be transmitted and any data on the SPISDI pin will be shifted into the SPID register.


The master should output a SPISCS signal to enable the slave device before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SPISCK signal depending upon the configurations of the SPICKPOLB bit and SPICKEG bit. The accompanying timing diagram shows the relationship between the slave data and SPISCK signal for various configurations of the SPICKPOLB and SPICKEG bits.

The SPI Master mode will continue to function if the SPI clock is running.



Rev. 1.50 218 November 21, 2024






(SPISDO changes as soon as writing occurs; SPISDO is floating if SPISCS=1)

Note: For SPI slave mode, if SPIEN=1 and SPICSEN=0, SPI is always enabled and ignores the SPISCS level.

SPI Slave Mode Timing - SPICKEG=1



SPI Transfer Control Flowchart



SPI Bus Enable/Disable

To enable the SPI bus, set SPICSEN=1 and SPISCS=0, then wait for data to be written into the SPID (TXRX buffer) register. For the Master Mode, after data has been written to the SPID (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred the SPITRF bit should be set. For the Slave Mode, when clock pulses are received on SPISCK, data in the TXRX buffer will be shifted out or data on SPISDI will be shifted in.

When the SPI bus is disabled, SPISCK, SPISDI, SPISDO, SPISCS will become I/O pins or the other pin-shared functions by configuring the corresponding pin-shared selection bits.

SPI Operation Steps

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The SPICSEN bit in the SPIC1 register controls the overall function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the $\overline{\text{SPISCS}}$ line to be active, which can then be used to control the SPI interface. If the SPICSEN bit is low, the SPI interface will be disabled and the $\overline{\text{SPISCS}}$ line will be in a floating condition and can therefore not be used for control of the SPI interface. If the SPICSEN bit and the SPIEN bit in the SPIC0 register are set high, this will place the SPISDI line in a floating condition and the SPISDO line high. If in Master Mode the SPISCK line will be either high or low depending upon the clock polarity selection bit SPICKPOLB in the SPIC1 register. If in Slave Mode the SPISCK line will be in a floating condition. If SPIEN is low then the bus will be disabled and $\overline{\text{SPISCS}}$, SPISDI, SPISDO and SPISCK will all become I/O pins or the other functions using the corresponding pin-shared function selection bits. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SPID register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

Master Mode:

- Step 1
 Select the SPI Master mode and clock source using the SPIM2~SPIM0 bits in the SPIC0 control register.
- Step 2
 Setup the SPICSEN bit and setup the SPIMLS bit to choose if the data is MSB or LSB first, this
 must be same as the Slave device.
- Step 3
 Setup the SPIEN bit in the SPIC0 control register to enable the SPI interface.
- Step 4

For write operations: write the data to the SPID register, which will actually place the data into the TXRX buffer. Then use the SPISCK and SPISDO lines to output the data. After this go to step 5.

For read operations: the data transferred in on the SPISDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SPID register.

- Step 5
 Check the SPIWCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.
- Step 6
 Check the SPITRF bit or wait for an SPI serial bus interrupt.

Rev. 1.50 220 November 21, 2024



- Step 7
 Read data from the SPID register.
- Step 8 Clear SPITRF.
- Step 9
 Go to step 4.

Slave Mode:

• Step 1

Select the SPI Slave mode using the SPIM2~SPIM0 bits in the SPIC0 control register.

Step 2

Setup the SPICSEN bit and setup the SPIMLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master device.

- Step 3
 Setup the SPIEN bit in the SPIC0 control register to enable the SPI interface.
- Step 4

For write operations: write the data to the SPID register, which will actually place the data into the TXRX buffer. Then wait for the master clock SPISCK and $\overline{\text{SPISCS}}$ signal. After this, go to step 5.

For read operations: the data transferred in on the SPISDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SPID register.

- Sten 5
 - Check the SPIWCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.
- Step 6
 Check the SPITRF bit or wait for an SPI serial bus interrupt.
- Step 7

Read data from the SPID register.

- Step 8
 - Clear SPITRF.
- Step 9
 Go to step 4.

Error Detection


The SPIWCOL bit in the SPIC1 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates a data collision has occurred which happens if a write to the SPID register takes place during a data transfer operation and will prevent the write operation from continuing.



USB Interface

The USB interface is a 4-wire serial bus that allows communication between a host device and up to 127 max peripheral devices on the same bus. A token based protocol method is used by the host device for communication control. Other advantages of the USB bus include live plugging and unplugging and dynamic device configuration. As the complexity of USB data protocol does not permit comprehensive USB operation information to be provided in this datasheet, the reader should therefore consult other external information for a detailed USB understanding.

The device includes a USB interface function allowing for the convenient design of USB peripheral products.



USB Interface Block Diagram

USB Interface Operation

To communicate with an external USB host, the internal USB module has the external pins known as UDP and UDN along with the 3.3V regulator output V33O. A Serial Interface Engine (SIE) decodes the incoming USB data stream and transfers it to the correct endpoint buffer memory known as the FIFO. The USB module has 4 endpoints, EP0 \sim EP3. The endpoint 0 has 8-byte size, the endpoint 1 has 16-byte size, the endpoint 2 has 32-byte size and the endpoint 3 has 64-byte size. The endpoint 0 supports the Control transfer while the endpoint 1 \sim endpoint 3 support the Interrupt or Bulk transfer.

USB Interface Registers

The USB function control is implemented using a series of registers. A series of status registers provide the user with the USB data transfer situation as well as any error conditions. The USB contains its own independent interrupt which can be used to indicate when the USB FIFOs are accessed by the host device or a change of the USB operating conditions including the USB suspend mode, resume event or USB reset occurs.

Rev. 1.50 222 November 21, 2024



Register					Bit			
Name	7	6	5	4	3	2	1	0
SYSC	BITWE	USBDIS	RUBUS	UBUSF	_	_	D1	ESDF
USB_STAT	OD1O	OD0O	OD1I	OD0I	SE1	SE0	PU	RUPH
UINT	_	_	_	_	EP3EN	EP2EN	EP1EN	EP0EN
USC	URD	UMS2	UMS1	UMS0	RESUME	URST	RMWK	SUSP
UESR	_	_	_	_	EP3F	EP2F	EP1F	EP0F
UCC	RCTRL	_	JSUSP	SUSP2	USBCKEN	_	EPS1	EPS0
AWR	AD6	AD5	AD4	AD3	AD2	AD1	AD0	WKEN
STL	_	_	_	_	STL3	STL2	STL1	STL0
SIES	NMI	UERR2	UERR1	UERR0	IN	OUT	UFERR	ASET
MISC	LEN0	READY	SETCMD	V33OS	_	CLEAR	TX	REQUEST
SETIO	_	_	_	_	SETIO3	SETIO2	SETIO1	DATATG
FRNUM0	D7	D6	D5	D4	D3	D2	D1	D0
FRNUM1	_	_	_	_	_	D10	D9	D8
FIFO0	D7	D6	D5	D4	D3	D2	D1	D0
FIFO1	D7	D6	D5	D4	D3	D2	D1	D0
FIFO2	D7	D6	D5	D4	D3	D2	D1	D0
FIFO3	D7	D6	D5	D4	D3	D2	D1	D0

USB Interface Register List

SYSC Register

Bit	7	6	5	4	3	2	1	0
Name	BITWE	USBDIS	RUBUS	UBUSF	_	_	D1	ESDF
R/W	R/W	R/W	R/W	R	_	_	R/W	R/W
POR	0	0	0	1	_	_	0	Х

"x": unknown

Bit 7 BITWE: Software write permission enable control for certain bits

0: Enable - Software can write the URST, UFERR, LEN0 and SETCMD bits

1: Disable – Software cannot write the URST, UFERR, LEN0 and SETCMD bits

Bit 6 USBDIS: USB SIE function control

0: Enable

1: Disable

This bit is used to control the USB SIE function. When this bit is set to 1, the USB SIE function will be disabled.

Bit 5 RUBUS: UBUS pin pull low function control

0: Enable

1: Disable

Bit 4 UBUSF: UBUS pin input status

0: Low level 1: High level

Bit 3~2 Unimplemented, read as "0"

Bit 1 **D1**: Reserved bit, cannot be used and must be fixed at 0

Bit 0 **ESDF**: ESD issue flag

This bit will be set to 1 when there is an ESD issue. It is set by SIE and cleared by software.



• USB_STAT Register

Bit	7	6	5	4	3	2	1	0
Name	OD1O	OD0O	OD1I	OD0I	SE1	SE0	PU	RUPH
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W
POR	1	1	Х	Х	0	0	0	1

"x": unknown

Bit 7	OD10: Output dat	a on OD1 pin, o	pen drain NMOS output
-------	------------------	-----------------	-----------------------

Bit 6 **OD00**: Output data on OD0 pin, open drain NMOS output

Bit 5 **OD1I**: OD1 pin input status

Bit 4 **OD0I**: OD0 pin input status

SE1: USB bus SE1 noise indication

This bit is used to indicate that the SIE has detected an SE1 noise on the USB bus.

This bit is set by SIE and cleared by software.

Bit 2 **SE0**: USB bus SE0 noise indication

This bit is used to indicate that the SIE has detected an SE0 noise on the USB bus.

This bit is set by SIE and cleared by software.

Bit 1 PU: UDP/UDN pins pull-high function control

0: Disable – no internal pull-high resistor

1: Enable – internal 600kΩ pull-high resistor on UDP/UDN pins

Bit 0 **RUPH**: $1.5k\Omega$ resistor connection control

0: No $1.5k\Omega$ resistor is connected between UDP and V33O 1: A $1.5k\Omega$ resistor is connected between UDP and V33O

UINT Register

Bit 3

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	EP3EN	EP2EN	EP1EN	EP0EN
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 **EP3EN**: USB endpoint 3 interrupt enable control

0: Disable 1: Enable

Bit 2 **EP2EN**: USB endpoint 2 interrupt enable control

0: Disable 1: Enable

Bit 1 **EP1EN**: USB endpoint 1 interrupt enable control

0: Disable 1: Enable

Bit 0 **EP0EN**: USB endpoint 0 interrupt enable control

0: Disable 1: Enable

Rev. 1.50 224 November 21, 2024



USC Register

Bit	7	6	5	4	3	2	1	0
Name	URD	UMS2	UMS1	UMS0	RESUME	URST	RMWK	SUSP
R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R
POR	1	0	0	0	х	Х	х	Х

"x": unknown

Bit 7 URD: USB reset signal reset function control

0: USB reset signal cannot reset MCU
1: USB reset signal will reset MCU

Bit 6~4 UMS2~UMS0: USB and OD mode selection

000: No mode available – The V33O output will be floating. The relevant external pins will be in an input floating state.

001: Open drain output mode – The V33O output will be pulled high to VDD. The relevant external pins will become OD0/OD1 pins with a pull-high resistor respectively connected to VDD.

01x: USB mode – The V33O function will be enabled. The relevant external pins will be used as the UDP and UDN pins.

100~111: Undefined, the OD0/OD1 will be in a floating state.

Bit 3 **RESUME**: USB resume indication

0: Resume signal is not asserted or USB device has left the suspend mode

1: Resume signal is asserted and USB device is going to leave the suspend mode

This bit is read only. When the resume event occurs, this bit will be set high by SIE and then an interrupt will also be generated to wake up the MCU. In order to detect the suspend state, the MCU should set the USBCKEN bit to 1 and clear the SUSP2 bit to 0. When the USB device leaves the suspend mode, the SUSP bit will be cleared to 0 and then the RESUME bit will also be cleared to 0. The resume signal which causes the MCU to wake up should be noted and taken into consideration when the MCU is detecting the suspend mode.

Bit 2 URST: USB reset indication

0: No USB reset event occurs

1: USB reset event occurs

This bit is only set by the USB SIE and only cleared by the MCU when the BITWE bit is cleared to zero. When the URST bit is set high, it indicates that a USB reset event has occurred and a USB interrupt will be generated.

Bit 1 RMWK: USB remote wake-up command

0: No USB remote wake-up command initiated

1: Initiate USB remote wake-up command

The RMWK bit is set to 1 by the MCU to force the USB host leaving the suspend mode. Setting the RMWK bit to 1 will initiate a remote wake-up command. The RMWK bit should be kept high for at least 1 USB clock to make sure that the remote wake-up command is accepted by the SIE.

Bit 0 SUSP: USB suspend indication

0: USB leaves the suspend mode

1: USB enters the suspend mode

This bit is read only and set to 1 by the SIE to indicate that the USB has entered the suspend mode. The corresponding interrupt will also be generated when the SUSP bit changes from low to high.



UESR Register

The UESR register is the USB endpoint interrupt status register and is used to indicate which endpoint is accessed and to select the USB bus. The endpoint request flags, EPnF, are used to indicate which endpoints are accessed. If an endpoint is accessed, the related endpoint request flag will be set to "1" and the USB interrupt will occur if the USB interrupt is enabled and the stack is not full. When the active endpoint request flag is serviced, the endpoint request flag has to be cleared to "0" by software.

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	EP3F	EP2F	EP1F	EP0F
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	Х	Х	Х	Х

"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 **EP3F**: Endpoint 3 access interrupt request flag

0: Not accessed 1: Accessed

Bit 2 **EP2F**: Endpoint 2 access interrupt request flag

0: Not accessed 1: Accessed

Bit 1 **EP1F**: Endpoint 1 access interrupt request flag

0: Not accessed 1: Accessed

Bit 0 **EP0F**: Endpoint 0 access interrupt request flag

0: Not accessed 1: Accessed

UCC Register

Bit	7	6	5	4	3	2	1	0
Name	RCTRL	_	JSUSP	SUSP2	USBCKEN	_	EPS1	EPS0
R/W	R/W	_	R	R/W	R/W	_	R/W	R/W
POR	0	_	0	Х	0	_	Х	Х

"x": unknown

Bit 7 RCTRL: Rudp resistor between UDP and UBUS connection control

0: Disable – No R_{UDP} resistor is connected between UDP and UBUS lines

1: Enable – R_{UDP} resistor is connected between UDP and UBUS lines

Bit 6 Unimplemented, read as "0"

Bit 5 JSUSP: USB J-STATE Suspend mode Indication

0: USB interface is not in the J-STATE suspend mode

1: USB interface is in the J-STATE suspend mode

This bit indicates whether the USB interface is in the J-STATE suspend mode or not.

Bit 4 SUSP2: USB suspend mode current reduction control

0: Current reduction is disabled in suspend mode

1: Current reduction is enabled in suspend mode

The current can be reduced to meet the USB standard specification if this bit is set to 1 when entering the suspend mode.

Bit 3 USBCKEN: USB clock enable control

0: Disable 1: Enable

Bit 2 Unimplemented, read as "0"

Rev. 1.50 226 November 21, 2024



Bit 1~0 EPS1~EPS0: Endpoint FIFO access selection

00: Endpoint 0 FIFO is selected 01: Endpoint 1 FIFO is selected 10: Endpoint 2 FIFO is selected 11: Endpoint 3 FIFO is selected

AWR Register

The AWR register contains the current address and a remote wake up function control bit. The initial value of AWR is "00H". Whether the address value extracted from the USB host command is immediately loaded into this register or not is determined by the ASET bit in the SIES register.

Bit	7	6	5	4	3	2	1	0
Name	AD6	AD5	AD4	AD3	AD2	AD1	AD0	WKEN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit $7 \sim 1$ **AD6~AD0**: USB device address bit $6 \sim$ bit 0 Bit 0 **WKEN**: USB remote wake-up enable control

0: Disable 1: Enable

STL Register

The STL register shows whether the corresponding endpoint has worked properly or not. As soon as an endpoint improper operation occurs, the related bit in the STL register has to be set high by application program. The STL register content will be cleared by a USB reset signal and a setup token event.

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	STL3	STL2	STL1	STL0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	Х	Х	х	Х

"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 STL3: USB endpoint 3 FIFO stall indication

0: Endpoint 3 FIFO is not stalled1: Endpoint 3 FIFO is stalled

Bit 2 STL2: USB endpoint 2 FIFO stall indication

0: Endpoint 2 FIFO is not stalled1: Endpoint 2 FIFO is stalled

Bit 1 STL1: USB endpoint 1 FIFO stall indication

0: Endpoint 1 FIFO is not stalled1: Endpoint 1 FIFO is stalled

Bit 0 STL0: USB endpoint 0 FIFO stall indication

0: Endpoint 0 FIFO is not stalled1: Endpoint 0 FIFO is stalled



SIES Register

The SIES register is used to indicate the present signal state which the SIE receives and also controls whether the SIE changes the device address automatically or not.

Bit	7	6	5	4	3	2	1	0
Name	NMI	UERR2	UERR1	UERR0	IN	OUT	UFERR	ASET
R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit 7 NMI: NAK token interrupt mask control

0: NAK token interrupt is not masked

1: NAK token interrupt is masked

If this bit is set to 1, the interrupt will not be generated when the device sends an NAK token to the USB host. Otherwise, the endpoint n NAK token interrupt will be generated if the corresponding endpoint interrupt control is enabled when this bit is cleared to 0 and the device sends an NAK token to the USB host.

Bit 6~4 UERR2~UERR0: USB SIE error status

0xx: No error 100: USB PID error 101: Bit stuffing error 110: CRC error

111: Host no response to SIE

These bits indicate which kind of error is detected by the USB SIE. These bits are set by the USB SIE and cleared by the application program.

Bit 3 IN: IN token indication

0: The received token packet is not IN token1: The received token packet is IN token

The IN bit is used to indicate whether the current token packet received from the USB host is IN token or not.

Bit 2 **OUT**: OUT token indication

0: The received token packet is not OUT token

1: The received token packet is OUT token

The OUT bit is used to indicate whether the token received from the USB host is OUT token or not except the OUT zero length token. This bit should be cleared to 0 by application program after an OUT data has been read. Note that this bit will also be cleared when the next valid SETUP token is received.

Bit 1 UFERR: FIFO access error indication

0: No error occurs

1: Error occurs

This bit is used to indicate whether the USB bus errors, such as CRC error, PID error or bit stuffing error, etc., has occurred or not when the FIFO is accessed. This bit is only set by SIE and only cleared by application program when the BITWE bit is cleared to zero.

Bit 0 **ASET**: Device address update method control

- Device address is immediately updated when an address is written into the AWR register
- 1: Device address is updated after the device IN token data have completely been read by the USB host

This bit is used to configure the SIE to automatically change the device address by the value stored in the AWR register. When this bit is set to "1" by software, the SIE will update the device address by the value stored in the AWR register after the USB host has successfully read the data from the device by an IN operation. Otherwise, when this bit is cleared to "0", the SIE will update the device address immediately after an address is written to the AWR register. Therefore, in order to operate properly, the software has to clear this bit after a next valid SETUP token is received.

Rev. 1.50 228 November 21, 2024



MISC Register

Bit	7	6	5	4	3	2	1	0
Name	LEN0	READY	SETCMD	V33OS	_	CLEAR	TX	REQUEST
R/W	R/W	R	R/W	R/W	_	R/W	R/W	R/W
POR	Х	х	Х	0	_	Х	Х	Х

"x": unknown

Bit 7 LEN0: Zero-length packet indication

0: The received packet is not zero-length packet

1: The received packet is zero-length packet

This bit is used to show whether the USB host sends a zero-length packet or not. It is only set by hardware and only cleared by software when the BITWE bit is cleared to zero. It will also be cleared by hardware after the MCU receives a valid USB SETUP token.

Bit 6 **READY**: Endpoint FIFO ready indication

0: The desired endpoint FIFO is not ready

1: The desired endpoint FIFO is ready

Bit 5 SETCMD: SETUP command indication

0: The data in the FIFO is not SETUP token

1: The data in the FIFO is SETUP token

This bit is only set by hardware and only cleared by application program when the BITWE bit is cleared to zero.

Bit 4 **V33OS**: Voltage select

0: Internal V33O voltage

1: External 3.3V LDO

Bit 3 Unimplemented, read as "0"

Bit 2 CLEAR: FIFO clear function enable control

0: Disable – No operation

1: Enable – Clear the requested endpoint FIFO

This bit is used to clear the requested FIFO even if the corresponding FIFO is not ready. The CLEAR bit should be set to 1 to generate a positive pulse with a pulse width to clear the requested FIFO and then clear this bit to zero. After clearing the FIFO, the USB interface output pipe endpoint can receive new data from the host and input pipe endpoint can transfer new data to the Host.

Bit 1 TX: Data transfer direction indication

0: MCU read data from the USB FIFO

1: MCU write data to the USB FIFO

This bit defines the data transfer direction between the MCU and USB endpoint FIFO. When the TX bit is set to 1, it means that the MCU wants to write data to the USB endpoint FIFO. After the MCU write operation has completed, this bit has to be cleared to 0 before terminating the FIFO request to indicate the end of the data transfer. For an MCU read operation this bit has to be cleared to 0 to indicate that the MCU wants to read data from the USB endpoint FIFO. Then this bit has to be set to 1 before terminating the FIFO request to indicate the end of the data transfer after an MCU read operation completion.

Bit 0 **REQUEST**: FIFO request control

0: No request or request completion

1: Request desired FIFO

This bit is used to request an operation of the desired endpoint FIFO. After selecting the desired endpoint FIFO, the FIFO can be requested by setting this bit high. Then this bit should be cleared to zero after the operation completion.



SETIO Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	SETIO3	SETIO2	SETIO1	DATATG
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	1	1	1	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 SETIO3: Endpoint 3 FIFO control

0: Output pipe1: Input pipe

Bit 2 **SETIO2**: Endpoint 2 FIFO control

0: Output pipe1: Input pipe

Bit 1 SETIO1: Endpoint 1 FIFO control

0: Output pipe1: Input pipe

Bit 0 **DATATG**: Data token toggle bit

0: DATA0 will be sent first1: DATA1 will be sent first

This bit is used to select the Data token toggle bit. When this bit is cleared to 0, a DATA0 will be sent first in the following IN or OUT data pipe for the requested endpoint FIFO. Otherwise, a DATA1 will be sent first followed by the successive IN or OUT data transfer.

Note: 1. If the related SETIOn bit is set to "1", the corresponding endpoint FIFO is configured as input pipe for IN token operation. Otherwise, the corresponding endpoint FIFO is configured as output pipe for OUT token operation. The purpose of this function is to avoid the USB host from abnormally sending only an IN token or OUT token and disable the related endpoint.

2. As the USB specification defined, when the USB host sends a "Set Configuration" SETUP token, the Data pipe should send the DATA0 (Data toggle) first. Therefore, when the USB device receives a "Set Configuration" SETUP token, user needs to clear the DATATG bit to zero to ensure that the next data will send a DATA0 first.

Data toggle bit setup procedure:

- (1) Select the desired endpoint by configuring the UCC register.
- (2) Configure the data token toggle bit by configuring the DATATG bit.
- (3) Configure the input or output pipe direction by configuring the TX bit in the MISC register.
- (4) Set the REQUEST bit.
- (5) Toggle the TX bit.
- (6) Clear the REQUEST bit.
- 3. This register will be reset only by power-on reset.

FRNUM0 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	Х	Х	Х	Х	Х	Х	Х	х

"x": unknown

Bit 7~0 **D7~D0**: Frame number D7~D0 for each USB SOF packet

Rev. 1.50 230 November 21, 2024



• FRNUM1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	D10	D9	D8
R/W	_	_	_	_	_	R	R	R
POR	_	_	_	_	_	Х	Х	Х

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2~0 **D10~D8**: Frame number D10~D8 for each USB SOF packet

FIFOn Registers (n=0~3)

The FIFOn Register is used for data transactions storages between the USB device and the USB host. The MCU reads data from or writes data to the FIFOn via the specific combination of the corresponding control and selection bits.

Name	Type	POR	Descriptions
FIFO0	R/W	XXXX XXXX	Endpoint 0 Data Pipe
FIFO1	R/W	xxxx xxxx	Endpoint 1 Data Pipe
FIFO2	R/W	XXXX XXXX	Endpoint 2 Data Pipe
FIFO3	R/W	XXXX XXXX	Endpoint 3 Data Pipe

"x": unknown


USB Suspend Mode and Wake-Up

USB Suspend Mode

If there is no signal on the USB bus for over 3ms, the USB device will enter the suspend mode. The Suspend flag, SUSP, in the USC register will then be set high and a USB interrupt will be generated to indicate that the device should jump to the suspend state to meet the requirements of the USB suspend current specification. In order to meet the requirements of the suspend current, the software should disable the USB clock by clearing the USBCKEN bit to "0". The suspend mode current can be further decreased by setting the SUSP2 bit in the UCC register.

USB Host Wake-up

When the resume signal is asserted by the USB host, the device will be woken up by the USB interrupt and the RESUME bit in the USC register will be set. To ensure correct device operation, the application program should set the USBCKEN bit high and the USB host will start to communicate with the USB device. Then the SUSP2 bit will be cleared low together with the RESUME bit when the USB device actually leaves the suspend mode. Therefore, when the device detects the suspend bit, SUSP2, the resume bit, RESUME, should be monitored and taken into consideration.




USB Remote Wake-up

As the USB device has a remote wake-up function, the USB device can wake up the USB host by sending a remote wake-up pulse which is generated by setting the RMWK bit high. Once the USB host receives a remote wake-up signal from the USB device, the host will send a resume signal to device.

Rev. 1.50 231 November 21, 2024





USB Interrupts

Several USB conditions can generate a USB interrupt. When one of these conditions exists, an interrupt pulse will be generated to get the attention of the microcontroller. These conditions are the USB suspended, USB resumed, USB reset and USB endpoint FIFO access events. When the USB interrupt caused by any of these conditions occurs, if the corresponding interrupt control is enabled and the stack is not full, the program will jump to the corresponding interrupt vector where it can be serviced before returning to the main program.

For the USB Endpoint FIFO access event, there are the corresponding indication flags to indicate which endpoint FIFO is accessed. As the Endpoint FIFO access flag is set, it will generate a USB interrupt if the associated Endpoint FIFO pipe and interrupt control are both enabled. The Endpoint FIFO access flags should be cleared by the application program. As the USB suspended or USB resume condition occurs, the corresponding indication flag, known as SUSP and RESUME bits, will be set and a USB interrupt will directly generate without enabling the associated interrupt control bit. The SUSP and RESUME bits are read only and set or cleared by the USB SIE. For a USB interrupt occurred to be serviced, in addition to the bits for the corresponding interrupt enable control in USB module being set, the global interrupt enable control and the related interrupt enable control bits in the host MCU must also be set. If these bits are not set, then no interrupt will be serviced.

In addition, each USB start of frame packet will generate an interrupt if the global interrupt enable control and the related interrupt enable control bit SOFE are both set. Refer to the Interrupts section for more detailed information.

Rev. 1.50 232 November 21, 2024



LCD Driver

For large volume applications, which incorporate an LCD in their design, the use of a custom display rather than a more expensive character based display reduces costs significantly. However, the corresponding COM and SEG signals required, which vary in both amplitude and time, to drive such a custom display require many special considerations for proper LCD operation to occur. This device contains an LCD Driver function, which with their internal LCD signal generating circuitry and various options, will automatically generate these time and amplitude varying signals to provide a means of direct driving and easy interfacing to a range of custom LCDs.

Driver No.	Duty	Bias Level	Bias Type	Waveform Type
36×4	1/4	1/3	C type	A or B
34×6	1/6	1/3	C type	A or B
32×8	1/8	1/3	C type	A or B

LCD Driver Output Selection

LCD Display Data Memory


An area of Data Memory is especially reserved for use for the LCD display data. This data area is known as the LCD Display Data Memory. Any data written here will be automatically read by the internal display driver circuits, which will in turn automatically generate the necessary LCD driving signals. Therefore any data written into this Memory will be immediately reflected into the actual display connected to the microcontroller.

The device provides an area of embedded data memory for the LCD display. The area is located at 00H to 23H in Sector 4 of the Data Memory. The LCD display memory can be read and written by indirect addressing mode using MP1L/MP1H and MP2L/MP2H, or by direct addressing mode using the corresponding extended instructions. Using the indirect addressing to access the LCD Display Data Memory therefore requires first that Sector 4 is selected by writing a value of 04H to MP1H or MP2H. After this, the memory can then be accessed by using indirect addressing through the use of MP1L or MP2L. With Sector 4 selected, then using MP1L/MP2L to read or write to the memory area, from 00H to 23H, will result in operations to the LCD memory.

When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively.

The accompanying LCD Memory Map diagrams shows how the internal LCD Memory is mapped to the Segments and Commons of the display for the device. The unimplemented LCD RAM bits cannot be used as general purpose RAM for application. For example, if the LCD duty is selected as 1/4 duty (4-COM), the COM b4~b7 will be read as 0 only.

Rev. 1.50 233 November 21, 2024



LCD Clock Source

The LCD clock source is the internal clock signal, f_{SUB} , divided by 8 using an internal divider circuit. The f_{SUB} internal clock is supplied by the LIRC or LXT oscillator, which is determined by the FSS bit in the SCC register. For proper LCD operation, this arrangement is provided to generate an ideal LCD clock source frequency of 4 kHz.

LCD Register Description

Control registers in the Data Memory are used to control the various setup features of the LCD Driver. There are two control registers for the LCD function, LCDC0 and LCDC2.

The TYPE bit in the LCDC0 register is used to select whether Type A or Type B LCD control signals are used. Bits LCDP1 and LCDP0 in the LCDC0 register are used to select the power source to supply the C type LCD panel with the correct bias voltages. The LCDEN bit in the LCDC0 register, which provides the overall LCD enable/disable function, will only be effective when this device is in the FAST, SLOW or IDLE Mode. If this device is in the SLEEP Mode then the display will always be disabled.

The LCDC2 register is used for the C type LCD pump clock divider and LCD duty selection.

Register	er Bit							
Name	7	6	5	4	3	2	1	0
LCDC0	TYPE	_	LCDP1	LCDP0	_	_	_	LCDEN
LCDC2	LCDPCK2	LCDPCK1	LCDPCK0	_	_	DTYC1	DTYC0	_

LCD Driver Register List

LCDC0 Register

Bit	7	6	5	4	3	2	1	0
Name	TYPE	_	LCDP1	LCDP0	_	_	_	LCDEN
R/W	R/W	_	R/W	R/W	_	_	_	R/W
POR	0	_	0	0	_	_	_	0

Bit 7 **TYPE**: LCD waveform type selection

0: Type A 1: Type B

Bit 6 Unimplemented, read as "0"

Rev. 1.50 234 November 21, 2024



Bit 5~4 LCDP1~LCDP0: C type LCD power source selection

00: From external pin PLCD/V1/V2

01: From internal reference voltage V_{REFIN} supplied to V_{C}

10: From internal voltage 3V supplied to V_B11: From internal voltage V_{DD} supplied to V_A

The V_{REFIN} is an internal reference voltage with an approximate level of 1.0V.

Bit 3~1 Unimplemented, read as "0"

Bit 0 LCDEN: LCD Enable Control

0: Disable 1: Enable

In the FAST, SLOW or IDLE mode, the LCD on/off function can be controlled by this bit. However, in the SLEEP mode, the LCD function is always switched off.

LCDC2 Register

Bit	7	6	5	4	3	2	1	0
Name	LCDPCK2	LCDPCK1	LCDPCK0	_	_	DTYC1	DTYC0	_
R/W	R/W	R/W	R/W	_	_	R/W	R/W	_
POR	0	0	0	_	_	0	0	_

Bit 7~5 LCDPCK2~LCDPCK0: C type LCD charge pump clock divider selection

000: 250Hz (f_{SUB}/128) 001: 500Hz (f_{SUB}/64) 010: 1kHz (f_{SUB}/32) 011: 2kHz (f_{SUB}/16) 100: 4kHz (f_{SUB}/8) 101: 8kHz (f_{SUB}/4) 110: 16kHz (f_{SUB}/2) 111: 16kHz (f_{SUB}/2)

Note: These frequency options are figured out based on the LCD clock source of

32kHz.

Bit 4~3 Unimplemented, read as "0"

Bit 2~1 **DTYC1~DTYC0**: LCD Duty selection

00: 1/4 Duty (COM0~COM3 used) 01: 1/6 Duty (COM0~COM5 used) 10: 1/8 Duty (COM0~COM7 used)

11: Unimplemented

The unused COM pins are allowed to be configured as normal I/O or other pin-shared functions.

Bit 0 Unimplemented, read as "0"

LCD Voltage Source and Biasing

The LCD voltage source can be supplied on the external pin PLCD, V1 or V2 or derived from the internal voltage source to generate the required biasing voltages. The C type bias voltage source is selected using the LCDP1 and LCDP0 bits in the LCDC0 register. When the LCD voltage source is from the PLCD or V2 pin, the C type biasing scheme uses an internal charge pump circuit and can generate voltages higher than what is supplied on the pin. This feature is useful in applications where the microcontroller supply voltage is less than the supply voltage required by the LCD. The charge pump clock source is the internal clock signal, f_{SUB}, which is divided by an internal divider circuit. The divider value is selected using the LCDPCK2~LCDPCK0 bits in the LCDC2 register. An Additional charge pump capacitor must also be connected between pins C1 and C2 to generate the necessary voltage levels.




For C type 1/3 bias scheme and whether the LCD power is selected from external pin or internal voltage, four voltage levels V_{SS} , V_A , V_B and V_C are utilised.

LCD Power	Supply	V _A Voltage	V _B Voltage	V _c Voltage
	V _{IN} from V1 pin	V _{IN}	2/3×V _{IN}	1/3×V _{IN}
External Power Supply	V _{IN} from PLCD pin	3/2×V _{IN}	V _{IN}	1/2×V _{IN}
	V _{IN} from V2 pin	3×V _{IN}	2×V _{IN}	V _{IN}
	V _A (V _A =V _{DD})	V_{DD}	2/3×V _{DD}	1/3×V _{DD}
Internal Power Supply	V _B (V _B =3V)	3/2×3V	3V	1/2×3V
т ожег обрргу	V _C (V _C =V _{REFIN}) (Note)	3×V _{REFIN}	2×V _{REFIN}	V _{REFIN}


Note: The V_{REFIN} voltage is from the device integrated depletion circuit and has an approximate level of 1.0V.

C Type Bias Power Supply Scheme



Note: The pin VMAX must be connected to the maximum voltage to prevent from the pad current leakage.

C Type Bias External Power Supply Configuration - 1/3 Bias



Note: The pin VMAX must be connected to the maximum voltage to prevent from the pad current leakage.

C Type Bias Internal Power Supply Configuration - 1/3 Bias

The connection to the VMAX pin depends upon the voltage that is applied to the PLCD pin. It is extremely important to ensure that these charge pump generated internal voltages do not exceed the maximum V_{DD} voltage of 5.5V.

Condition	VMAX Connection
V _{DD} >V _{PLCD} ×1.5	Connect VMAX to VDD
Otherwise	Connect VMAX to V1

C Type Bias VMAX Pin Connection

Rev. 1.50 236 November 21, 2024



LCD Reset Status

The LCD has an internal reset function that is an OR function of the inverted LCDEN bit in the LCDC0 register and the SLEEP function. Clearing the LCDEN bit to zero will reset the LCD function. The LCD function will also be reset after the device enters the SLEEP mode even if the LCDEN bit is set to "1" to enable the LCD driver function.

When the LCDEN bit is set to "1" to enable the LCD driver and then an MCU reset occurs, the LCD driver will be reset and the COM and SEG output will be in a floating state during the MCU reset duration. The reset operation will take a time of $t_{RSTD}+t_{SST}$. Refer to the System Start Up Time Characteristics for t_{RSTD} and t_{RSTD}

MCU Reset	SLEEP Mode	LCDEN	LCD Reset	COM & SEG Voltage Level
No	Off	1	No	Normal Operation
No	Off	0	Yes	Low
No	On	х	Yes	Low
Yes	х	х	Yes	Floating

"x": don't care

Note: The Watchdog time-out reset in the IDLE or SLEEP Mode is excluded from the MCU Reset conditions.

LCD Reset Status

LCD Driver Output


The number of COM and SEG outputs supplied by the LCD driver, as well as its waveform type selection, are dependent upon how the LCD control bits are programmed. The LCD driver bias type is C type and has a fixed bias of 1/3.

The nature of Liquid Crystal Displays requires that only AC voltages can be applied to their pixels as the application of DC voltages to LCD pixels may cause permanent damage. For this reason the relative contrast of an LCD display is controlled by the actual RMS voltage applied to each pixel, which is equal to the RMS value of the voltage on the COM pin minus the voltage applied to the SEG pin. This differential RMS voltage must be greater than the LCD saturation voltage for the pixel to be on and less than the threshold voltage for the pixel to be off.


The requirement to limit the DC voltage to zero and to control as many pixels as possible with a minimum number of connections requires that both a time and amplitude signal is generated and applied to the application LCD. These time and amplitude varying signals are automatically generated by the LCD driver circuits in the microcontroller. What is known as the duty determines the number of common lines used, which are also known as backplanes or COMs. For example, the duty, which is to have a value of 1/4 and which equates to a COM number of 4, therefore defines the number of time divisions within each LCD signal frame. Two types of signal generation are also provided, known as Type A and Type B, the required type is selected via the TYPE bit in the LCDC0 register. Type B offers lower frequency signals, however, lower frequencies may introduce flickering and influence display clarity.

Rev. 1.50 237 November 21, 2024













C Type, 6-COM, 1/3 Bias











C Type, 8-COM, 1/3 Bias



LCD Driver Output - Type A, 1/8 Duty, 1/3 Bias





LCD Driver Output - Type B, 1/8 Duty, 1/3 Bias




Programming Considerations

Certain precautions must be taken when programming the LCD. One of these is to ensure that the LCD Memory is properly initialised after the microcontroller is powered on. Like the General Purpose Data Memory, the contents of the LCD Memory are in an unknown condition after power-on. As the contents of the LCD Memory will be mapped into the actual display, it is important to initialise this memory area into a known condition soon after applying power to obtain a proper display pattern.

Consideration must also be given to the capacitive load of the actual LCD used in the application. As the load presented to the microcontroller by LCD pixels can be generally modeled as mainly capacitive in nature, it is important that this is not excessive, a point that is particularly true in the case of the COM lines which may be connected to many LCD pixels. The accompanying diagram depicts the equivalent circuit of the LCD.

One additional consideration that must be taken into account is what happens when the microcontroller enters the IDLE or SLEEP Mode. The LCDEN control bit in the LCDC0 register permits the display to be powered off to reduce power consumption. If this bit is zero, the driving signals to the display will cease, producing a blank display pattern but reducing any power consumption associated with the LCD.

After Power-on, note that as the LCDEN bit will be cleared to zero, the display function will be disabled.




Rev. 1.50 244 November 21, 2024



16-bit Multiplication Division Unit - MDU

The device has a 16-bit Multiplication Division Unit, MDU, which integrates a 16-bit unsigned multiplier and a 32-bit/16-bit divider. The MDU, in replacing the software multiplication and division operations, can therefore save large amounts of computing time as well as the Program and Data Memory space. It also reduces the overall microcontroller loading and results in the overall system performance improvements.



16-Bit MDU Block Diagram

MDU Registers

The multiplication and division operations are implemented in a specific way, a specific write access sequence of a series of MDU data registers. The status register, MDUWCTRL, provides the indications for the MDU operation. The data register each is used to store the data regarded as the different operand corresponding to different MDU operations.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
MDUWR0	D7	D6	D5	D4	D3	D2	D1	D0				
MDUWR1	D7	D6	D5	D4	D3	D2	D1	D0				
MDUWR2	D7	D6	D5	D4	D3	D2	D1	D0				
MDUWR3	D7	D6	D5	D4	D3	D2	D1	D0				
MDUWR4	D7	D6	D5	D4	D3	D2	D1	D0				
MDUWR5	D7	D6	D5	D4	D3	D2	D1	D0				
MDUWCTRL	MDWEF	MDWOV	_	_	_	_	_	_				

MDU Register List

• MDUWRn Register (n=0~5)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	х	Х	Х	х	х	Х	Х

"x": unknown

Bit 7~0 **D7~D0**: 16-bit MDU data register n

Rev. 1.50 245 November 21, 2024



• MDUWCTRL Register

Bit	7	6	5	4	3	2	1	0
Name	MDWEF	MDWOV	_	_	_	_	_	_
R/W	R	R	_	_	_	_	_	_
POR	0	0	_	_	_	_	_	_

Bit 7 MDWEF: 16-bit MDU error flag

0: Normal 1: Abnormal

This bit will be set to 1 if the data register MDUWRn is written or read as the MDU operation is executing. This bit should be cleared to 0 by reading the MDUWCTRL register if it is equal to 1 and the MDU operation is completed.

Bit 6 MDWOV: 16-bit MDU overflow flag

0: No overflow occurs

1: Multiplication product > FFFFH or Divisor=0

When an operation is completed, this bit will be updated by hardware to a new value corresponding to the current operation situation.

Bit 5~0 Unimplemented, read as "0"

MDU Operation

For this MDU the multiplication or division operation is carried out in a specific way and is determined by the write access sequence of the six MDU data registers, MDUWR0~MDUWR5. The low byte data, regardless of the dividend, multiplicand, divisor or multiplier, must first be written into the corresponding MDU data register followed by the high byte data. All MDU operations will be executed after the MDUWR5 register is write-accessed together with the correct specific write access sequence of the MDUWRn. Note that it is not necessary to consecutively write data into the MDU data registers but must be in a correct write access sequence. Therefore, a non-write MDUWRn instruction or an interrupt, etc., can be inserted into the correct write access sequence without destroying the write operation. The relationship between the write access sequence and the MDU operation is shown in the following.

- 32-bit/16-bit division operation: Write data sequentially into the six MDU data registers from MDUWR0 to MDUWR5.
- 16-bit/16-bit division operation: Write data sequentially into the specific four MDU data registers in a sequence of MDUWR0, MDUWR1, MDUWR4 and MDUWR5 with no write access to MDUWR2 and MDUWR3.
- 16-bit×16-bit multiplication operation: Write data sequentially into the specific four MDU data register in a sequence of MDUWR0, MDUWR4, MDUWR1 and MDUWR5 with no write access to MDUWR2 and MDUWR3.

After the specific write access sequence is determined, the MDU will start to perform the corresponding operation. The calculation time necessary for these MDU operations are different. During the calculation time any read/write access to the six MDU data registers is forbidden. After the completion of each operation, it is necessary to check the operation status in the MDUWCTRL register to make sure that whether the operation is correct or not. Then the operation result can be read out from the corresponding MDU data registers in a specific read access sequence if the operation is correctly finished. The necessary calculation time for different MDU operations is listed in the following.

• 32-bit/16-bit division operation: 17×t_{SYS}.

• 16-bit/16-bit division operation: 9×t_{SYS}.

• 16-bit×16-bit multiplication operation: 11×t_{SYS}.

Rev. 1.50 246 November 21, 2024



The operation results will be stored in the corresponding MDU data registers and should be read out from the MDU data registers in a specific read access sequence after the operation is completed. Note that it is not necessary to consecutively read data out from the MDU data registers but must be in a correct read access sequence. Therefore, a non-read MDUWRn instruction or an interrupt, etc., can be inserted into the correct read access sequence without destroying the read operation. The relationship between the operation result read access sequence and the MDU operation is shown in the following.

- 32-bit/16-bit division operation: Read the quotient from MDUWR0 to MDUWR3 and remainder from MDUWR4 and MDUWR5 sequentially.
- 16-bit/16-bit division operation: Read the quotient from MDUWR0 and MDUWR1 and remainder from MDUWR4 and MDUWR5 sequentially.
- 16-bit×16-bit multiplication operation: Read the product sequentially from MDUWR0 to MDUWR3.

The overall important points for the MDU read/write access sequence and calculation time are summarized in the following table. Note that the device should not enter the IDLE or SLEEP mode until the MDU operation is totally completed, otherwise the MDU operation will fail.

Operations Items	32-bit / 16-bit Division	16-bit / 16-bit Division	16-bit × 16-bit Multiplication
Write Sequence First write ↓ ↓ ↓ Last write	Dividend Byte 0 written to MDUWR0 Dividend Byte 1 written to MDUWR1 Dividend Byte 2 written to MDUWR2 Dividend Byte 3 written to MDUWR3 Divisor Byte 0 written to MDUWR4 Divisor Byte 1 written to MDUWR5	Dividend Byte 0 written to MDUWR0 Dividend Byte 1 written to MDUWR1 Divisor Byte 0 written to MDUWR4 Divisor Byte 1 written to MDUWR5	Multiplicand Byte 0 written to MDUWR0 Multiplier Byte 0 written to MDUWR4 Multiplicand Byte 1 written to MDUWR1 Multiplier Byte 1 written to MDUWR5
Calculation Time	17×t _{sys}	9×t _{sys}	11×t _{SYS}
Read Sequence First read	Quotient Byte 0 read from MDUWR0 Quotient Byte 1 read from MDUWR1 Quotient Byte 2 read from MDUWR2 Quotient Byte 3 read from MDUWR3 Remainder Byte 0 read from MDUWR4 Remainder Byte 1 read from MDUWR5	Quotient Byte 0 read from MDUWR0 Quotient Byte 1 read from MDUWR1 Remainder Byte 0 read from MDUWR4 Remainder Byte 1 read from MDUWR5	Product Byte 0 read from MDUWR0 Product Byte 1 read from MDUWR1 Product Byte 2 read from MDUWR2 Product Byte 3 read from MDUWR3


MDU Operations Summary

Rev. 1.50 247 November 21, 2024



Cyclic Redundancy Check - CRC

The Cyclic Redundancy Check, CRC, calculation unit is an error detection technique test algorithm and uses to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as input and generates a 16-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described in the following section.



CRC Registers

The CRC generator contains an 8-bit CRC data input register, CRCIN, and a CRC checksum register pair, CRCDH and CRCDL. The CRCIN register is used to input new data and the CRCDH and CRCDL registers are used to hold the previous CRC calculation result. A CRC control register, CRCCR, is used to select which CRC generating polynomial is used.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
CRCCR	_	_	_	_	_	_	_	POLY				
CRCIN	D7	D6	D5	D4	D3	D2	D1	D0				
CRCDL	D7	D6	D5	D4	D3	D2	D1	D0				
CRCDH	D7	D6	D5	D4	D3	D2	D1	D0				

CRC Register List

CRCCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	POLY
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **POLY**: 16-bit CRC generating polynomial selection

0: CRC-CCITT: X¹⁶ + X¹² + X⁵ + 1 1: CRC-16: X¹⁶ + X¹⁵ + X² + 1

CRCIN Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CRC input data register

Rev. 1.50 248 November 21, 2024



CRCDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 16-bit CRC checksum low byte data register

CRCDH Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 16-bit CRC checksum high byte data register

CRC Operation

The CRC generator provides the 16-bit CRC result calculation based on the CRC16 and CCITT CRC16 polynomials. In this CRC generator, there are only these two polynomials available for the numeric values calculation. It cannot support the 16-bit CRC calculations based on any other polynomials.

The following two expressions can be used for the CRC generating polynomial which is determined using the POLY bit in the CRC control register, CRCCR. The CRC calculation result is called as the CRC checksum, CRCSUM, and stored in the CRC checksum register pair, CRCDH and CRCDL.

• CRC-CCITT: $X^{16} + X^{12} + X^5 + 1$.

• CRC-16: $X^{16} + X^{15} + X^2 + 1$.

CRC Computation

Each write operation to the CRCIN register creates a combination of the previous CRC value stored in the CRCDH and CRCDL registers and the new data input. The CRC unit calculates the CRC data register value is based on byte by byte. It will take one MCU instruction cycle to calculate the CRC checksum.

CRC Calculation Procedures:

- 1. Clear the checksum register pair, CRCDH and CRCDL.
- 2. Execute an "Exclusive OR" operation with the 8-bit input data byte and the 16-bit CRCSUM high byte. The result is called the temporary CRCSUM.
- 3. Shift the temporary CRCSUM value left by one bit and move a "0" into the LSB.
- 4. Check the shifted temporary CRCSUM value after procedure 3.

If the MSB is 0, then this shifted temporary CRCSUM will be considered as a new temporary CRCSUM.

Otherwise, execute an "Exclusive OR" operation with the shifted temporary CRCSUM in procedure 3 and a data "8005H". Then the operation result will be regarded as the new temporary CRCSUM.

Note that the data to be perform an "Exclusive OR" operation is "8005H" for the CRC-16 polynomial while for the CRC-CCITT polynomial the data is "1021H".

5. Repeat the procedure $3 \sim$ procedure 4 until all bits of the input data byte are completely calculated.

Rev. 1.50 249 November 21, 2024



6. Repeat the procedure 2~ procedure 5 until all of the input data bytes are completely calculated. Then, the latest calculated result is the final CRC checksum, CRCSUM.

CRC Calculation Examples:

• Write 1 byte input data into the CRCIN register and the corresponding CRC checksum are individually calculated as the following table shown.

CRC Data Input	00H	01H	02H	03H	04H	05H	06H	07H
CRC-CCITT (X ¹⁶ +X ¹² +X ⁵ +1)	0000H	1021H	2042H	3063H	4084H	50A5H	60C6H	70E7H
CRC-16 (X ¹⁶ +X ¹⁵ +X ² +1)	0000H	8005H	800FH	000AH	801BH	001EH	0014H	8011H

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before each CRC input data is written into the CRCIN register.

• Write 4 bytes input data into the CRCIN register sequentially and the CRC checksum are sequentially listed in the following table.

CRC Data Input	CRCIN=78H→56H→34H→12H
CRC-CCITT (X ¹⁶ +X ¹² +X ⁵ +1)	(CRCDH, CRCDL)=FF9FH→BBC3H→A367H→D0FAH
CRC-16 (X ¹⁶ +X ¹⁵ +X ² +1)	(CRCDH, CRCDL)=0110h→91F1h→F2DEh→5C43h

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before the sequential CRC data input operation.

Program Memory CRC Checksum Calculation Example:

- 1. Clear the checksum register pair, CRCDH and CRCDL.
- 2. Select the CRC-CCITT or CRC-16 polynomial as the generating polynomial using the POLY bit in the CRCCR register.
- 3. Execute the table read instruction to read the program memory data value.
- 4. Write the table data low byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.
- 5. Write the table data high byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.
- 6. Repeat the procedure 3 ~ procedure 5 to read the next program memory data value and execute the CRC calculation until all program memory data are read followed by the sequential CRC calculation. Then the value in the CRC checksum register pair is the final CRC calculation result.


Rev. 1.50 250 November 21, 2024



Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupt functions. The external interrupts are generated by the action of the external INT0~INT3 pins, while the internal interrupts are generated by various internal functions such as the TMs, Time Bases, EEPROM, USIM, SPI and the A/D converter, etc.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector.





Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The registers fall into three categories. The first is the INTC0~INTC3 registers which setup the primary interrupts, the second is the MFI0~MFI2 registers which setup the Multifunction interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Pogueet Flog	Notes
		Request Flag	Notes
Global	EMI	_	_
INTn Pin	INTnE	INTnF	n=0~3
A/D Converter	ADE	ADF	_
Multi-function	MFnE	MFnF	n=0~2
Time Base	TBnE	TBnF	n=0~1
USB	USBE	USBF	_
USB start of frame	SOFE	SOFF	_
USIM	USIMnE	USIMnF	n=0~1
SPI	SPIE	SPIF	_
EEPROM erase or write operation	DEE	DEF	_
CTNA	STMPE	STMPF	_
STM	STMAE	STMAF	_
PTM	PTMnPE	PTMnPF	n=0~1
PTM	PTMnAE	PTMnAF	n=0~1
	ATMPE	ATMPF	_
АТМ	ATMAE	ATMAF	_
	ATMBE	ATMBF	_

Interrupt Register Bit Naming Conventions

Register Name	Bit							
	7	6	5	4	3	2	1	0
INTEG	INT3S1	INT3S0	INT2S1	INT2S0	INT1S1	INT1S0	INT0S1	INT0S0
INTC0	_	ADF	INT1F	INT0F	ADE	INT1E	INT0E	EMI
INTC1	INT2F	MF2F	MF1F	MF0F	INT2E	MF2E	MF1E	MF0E
INTC2	USBF	TB1F	TB0F	INT3F	USBE	TB1E	TB0E	INT3E
INTC3	SPIF	USIM1F	USIM0F	SOFF	SPIE	USIM1E	USIM0E	SOFE
MFI0	PTM1AF	PTM1PF	PTM0AF	PTM0PF	PTM1AE	PTM1PE	PTM0AE	PTM0PE
MFI1	_	DEF	STMAF	STMPF	_	DEE	STMAE	STMPE
MFI2	_	ATMBF	ATMAF	ATMPF	_	ATMBE	ATMAE	ATMPE

Interrupt Register List

Rev. 1.50 252 November 21, 2024



INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	INT3S1	INT3S0	INT2S1	INT2S0	INT1S1	INT1S0	INT0S1	INT0S0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 INT3S1~INT3S0: Interrupt edge control for INT3 pin

00: Disable

01: Rising edge

10: Falling edge

11: Rising and falling edges

Bit 5~4 INT2S1~INT2S0: Interrupt edge control for INT2 pin

00: Disable

01: Rising edge

10: Falling edge

11: Rising and falling edges

Bit 3~2 INT1S1~INT1S0: Interrupt edge control for INT1 pin

00: Disable

01: Rising edge

10: Falling edge

11: Rising and falling edges

Bit 1~0 INT0S1~INT0S0: Interrupt edge control for INT0 pin

00: Disable

01: Rising edge

10: Falling edge

11: Rising and falling edges

• INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	ADF	INT1F	INT0F	ADE	INT1E	INT0E	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 ADF: A/D Converter interrupt request flag

0: No request

1: Interrupt request

Bit 5 INT1F: INT1 interrupt request flag

0: No request

1: Interrupt request

Bit 4 INT0F: INT0 interrupt request flag

0: No request

1: Interrupt request

Bit 3 ADE: A/D Converter interrupt control

0: Disable

1: Enable

Bit 2 **INT1E**: INT1 interrupt control

0: Disable

1: Enable

Bit 1 **INT0E**: INT0 interrupt control

0: Disable

1: Enable



Bit 0 EMI: Global interrupt control

0: Disable 1: Enable

• INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	INT2F	MF2F	MF1F	MF0F	INT2E	MF2E	MF1E	MF0E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **INT2F**: INT2 interrupt request flag

0: No request1: Interrupt request

Bit 6 MF2F: Multi-function 2 interrupt request flag

0: No request1: Interrupt request

Bit 5 MF1F: Multi-function 1 interrupt request flag

0: No request1: Interrupt request

Bit 4 MF0F: Multi-function 0 interrupt request flag

0: No request1: Interrupt request

Bit 3 INT2E: INT2 interrupt control

0: Disable 1: Enable

Bit 2 MF2E: Multi-function 2 interrupt control

0: Disable 1: Enable

Bit 1 MF1E: Multi-function 1 interrupt control

0: Disable 1: Enable

Bit 0 MF0E: Multi-function 0 interrupt control

0: Disable1: Enable

• INTC2 Register

Bit	7	6	5	4	3	2	1	0
Name	USBF	TB1F	TB0F	INT3F	USBE	TB1E	TB0E	INT3E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 USBF: USB interrupt request flag

0: No request1: Interrupt request

Bit 6 TB1F: Time Base 1 request flag

0: No request1: Interrupt request

Bit 5 **TB0F**: Time Base 0 request flag

0: No request1: Interrupt request

Bit 4 INT3F: INT3 interrupt request flag

0: No request1: Interrupt request



Bit 3 USBE: USB interrupt control

0: Disable 1: Enable

Bit 2 **TB1E**: Time Base 1 interrupt control

0: Disable 1: Enable

Bit 1 **TB0E**: Time Base 0 interrupt control

0: Disable 1: Enable

Bit 0 INT3E: INT3 interrupt control

0: Disable 1: Enable

• INTC3 Register

Bit	7	6	5	4	3	2	1	0
Name	SPIF	USIM1F	USIM0F	SOFF	SPIE	USIM1E	USIM0E	SOFE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 SPIF: SPI interrupt request flag

0: No request1: Interrupt request

Bit 6 USIM1F: USIM1 interrupt request flag

0: No request1: Interrupt request

Bit 5 USIM0F: USIM0 interrupt request flag

0: No request1: Interrupt request

Bit 4 **SOFF**: USB start-of-frame interrupt request flag

0: No request1: Interrupt request

Bit 3 SPIE: SPI interrupt control

0: Disable 1: Enable

Bit 2 USIM1E: USIM1 interrupt control

0: Disable 1: Enable

Bit 1 USIM0E: USIM0 interrupt control

0: Disable 1: Enable

Bit 0 **SOFE**: USB start-of-frame interrupt control

0: Disable 1: Enable



• MFI0 Register

Bit	7	6	5	4	3	2	1	0
Name	PTM1AF	PTM1PF	PTM0AF	PTM0PF	PTM1AE	PTM1PE	PTM0AE	PTM0PE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **PTM1AF**: PTM1 Comparator A match Interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 6 **PTM1PF**: PTM1 Comparator P match Interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 5 **PTM0AF**: PTM0 Comparator A match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced

Bit 4 **PTM0PF**: PTM0 Comparator P match interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 3 **PTM1AE**: PTM1 Comparator A match Interrupt control

0: Disable 1: Enable

Bit 2 **PTM1PE**: PTM1 Comparator P match Interrupt control

0: Disable 1: Enable

Bit 1 **PTM0AE**: PTM0 Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 **PTM0PE**: PTM0 Comparator P match interrupt control

0: Disable 1: Enable

MFI1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	DEF	STMAF	STMPF	_	DEE	STMAE	STMPE
R/W	_	R/W	R/W	R/W	_	R/W	R/W	R/W
POR	_	0	0	0	_	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **DEF**: Data EEPROM interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.



Bit 5 STMAF: STM Comparator A match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 4 STMPF: STM Comparator P match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 3 Unimplemented, read as "0"

Bit 2 **DEE**: Data EEPROM interrupt control

0: Disable 1: Enable

Bit 1 STMAE: STM Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 STMPE: STM Comparator P match interrupt control

0: Disable 1: Enable

MFI2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	ATMBF	ATMAF	ATMPF	_	ATMBE	ATMAE	ATMPE
R/W	_	R/W	R/W	R/W	_	R/W	R/W	R/W
POR	_	0	0	0	_	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 ATMBF: ATM Comparator B match Interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 5 ATMAF: ATM Comparator A match interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 4 ATMPF: ATM Comparator P match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 3 Unimplemented, read as "0"

Bit 2 ATMBE: ATM Comparator B match Interrupt control

0: Disable 1: Enable

Bit 1 ATMAE: ATM Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 ATMPE: ATM Comparator P match interrupt control

0: Disable 1: Enable



Interrupt Operation

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the Interrupt Structure diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

External Interrupts

The external interrupts are controlled by signal transitions on the pins INT0~INT3. An external interrupt request will take place when the external interrupt request flags, INT0F~INT3F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to their respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bits, INT0E~INT3E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pins, a subroutine call to the corresponding external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT3F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

Rev. 1.50 258 November 21, 2024



The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

A/D Converter Interrupt

The A/D Converter interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Multi-function Interrupts

Within these devices there are three Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM interrupts and EEPROM erase or write operation interrupt.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags MFnF are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. When the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt request flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts will not be automatically reset and must be manually reset by the application program.


Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happen their respective interrupt request flag, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bit, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source, f_{PSC} , originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C and TB1C registers to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL1~CLKSEL0 bits in the PSCR register.

Rev. 1.50 259 November 21, 2024





Time Base Interrupts

PSCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	CLKSEL1	CLKSEL0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source selection

00: f_{SYS} 01: f_{SYS}/4 1x: f_{SUB}

• TB0C Register

Bit	7	6	5	4	3	2	1	0
Name	TB00N	_	_	_	_	TB02	TB01	TB00
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TB0ON**: Time Base 0 Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB02~TB00**: Select Time Base 0 Time-out Period

000: 2⁸/f_{PSC} 001: 2⁹/f_{PSC} 010: 2¹⁰/f_{PSC} 011: 2¹¹/f_{PSC} 100: 2¹²/f_{PSC} 101: 2¹³/f_{PSC} 110: 2¹⁴/f_{PSC} 111: 2¹⁵/f_{PSC}

• TB1C Register

Bit	7	6	5	4	3	2	1	0
Name	TB10N	_	_	_	_	TB12	TB11	TB10
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TB1ON**: Time Base 1 Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Rev. 1.50 260 November 21, 2024



Bit $2\sim 0$ **TB12\simTB10**: Select Time Base 1 Time-out Period 000: $2^8/f_{PSC}$ 001: $2^9/f_{PSC}$ 010: $2^{10}/f_{PSC}$ 011: $2^{11}/f_{PSC}$ 100: $2^{12}/f_{PSC}$ 101: $2^{13}/f_{PSC}$ 101: $2^{13}/f_{PSC}$ 101: $2^{14}/f_{PSC}$

111: 215/fpsc

USB Interrupt

Several USB conditions can generate a USB interrupt. When one of these conditions occurs, an interrupt pulse will be generated to get the attention of the microcontroller. These conditions are the USB suspended, USB resumed, USB reset and USB endpoint FIFO access events. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and USB interrupt enable bit, USBE, must first be set. When the interrupt is enabled, the stack is not full and any of these conditions are created, a subroutine call to the USB interrupt vector, will take place. When the interrupt is serviced, the USB interrupt request flag, USBF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

USB Start of Frame Interrupt

The USB Start of Frame interrupt, also known as the USB SOF interrupt, will take place when the corresponding interrupt request flag, SOFF, is set, which occurs when a USB start of frame signal is detected. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and USB start of frame interrupt enable bit, SOFE, must first be set. When the interrupt is enabled, the stack is not full and a USB start of frame signal is detected, a subroutine call to the respective interrupt vector will take place. When the USB SOF interrupt is serviced, the SOFF flag will be automatically cleared, the EMI bit will also be automatically cleared to disable other interrupts.

Universal Serial Interface Module Interrupts

The Universal Serial Interface Module Interrupts, also known as the USIM0 and USIM1 interrupts, will take place when the USIMn Interrupt request flag, USIMnF, is set. As the USIMn interface can operate in three modes which are SPI mode, I²C mode and UART mode, the USIMnF flag can be set by different conditions depending on the selected interface mode.

If the SPI or I²C mode is selected, the USIMn interrupt can be triggered when a byte of data has been received or transmitted by the SPI/I²C interface, or an I²C slave address match occurs, or an I²C bus time-out occurs. If the UART mode is selected, several individual UART conditions including a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an URXn/UTXn pin wake-up, can generate a USIMn interrupt with the USIMnF flag bit set high.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, USIMnE, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective Interrupt vector, will take place. When the interrupt is serviced, the Universal Serial Interface Interrupt flag, USIMnF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Note that if the USIMn interrupt is triggered by the UART interface, after the interrupt has been serviced, the UnUSR register flags will only be cleared when certain actions are taken by the UART, the details of which are given in the UART Interface content of the USIM chapter.



SPI Interface Interrupt

An SPI Interrupt request will take place when the SPI Interrupt request flag, SPIF, is set, which occurs when a byte of data has been received or transmitted by the SPI interface. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, SPIE, must first be set. When the interrupt is enabled, the stack is not full and a byte of data has been transmitted or received by the SPI interface, a subroutine call to the SPI Interrupt vector, will take place. When the interrupt is serviced, the SPIF flag will be automatically cleared and the EMI bit will be automatically cleared to disable other interrupts.

EEPROM Interrupt

The EEPROM Interrupt is contained within the Multi-function Interrupt. An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM erase or write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, EEPROM Interrupt enable bit, DEE, and associated Multi-function interrupt enable bit must first be set. When the interrupt is enabled, the stack is not full and an EEPROM erase or write cycle ends, a subroutine call to the respective Multi-function Interrupt vector will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the Multi-function interrupt request flag will be automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.

TM Interrupts

The Standard and Periodic Type TMs each have two interrupts and come from the comparator P or A match situation, while the Audio Type TM has three interrupts and comes from the comparator P, A or B match situation. All of these TM interrupts are contained within the Multi-function Interrupts. For each of the Standard and Periodic Type TMs there are two interrupt request flags and two interrupt enable bits. For the Audio Type TM there are three interrupt request flags and three enable bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P, A or B match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Rev. 1.50 262 November 21, 2024



Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.


As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Rev. 1.50 263 November 21, 2024



Application Circuits



Rev. 1.50 264 November 21, 2024



Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.50 265 November 21, 2024



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.50 266 November 21, 2024



Instruction Set Summary

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

Table Conventions

x: Bits immediate data m: Data Memory address

A: Accumulator i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC
ADDM A,[m]	Add ACC to Data Memory	1 ^{Note}	Z, C, AC, OV, SC
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC
ADCM A,[m]	Add ACC to Data memory with Carry	1 ^{Note}	Z, C, AC, OV, SC
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note}	С
Logic Operation	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 ^{Note}	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 ^{Note}	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 ^{Note}	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 ^{Note}	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	ecrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 ^{Note}	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 ^{Note}	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 ^{Note}	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 ^{Note}	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 ^{Note}	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 ^{Note}	С



Mnemonic	Description	Cycles	Flag Affected		
Data Move					
MOV A,[m]	Move Data Memory to ACC	1	None		
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None		
MOV A,x	Move immediate data to ACC	1	None		
Bit Operation					
CLR [m].i	Clear bit of Data Memory	1 ^{Note}	None		
SET [m].i	Set bit of Data Memory	1 ^{Note}	None		
Branch Opera	tion				
JMP addr	Jump unconditionally	2	None		
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None		
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None		
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None		
SNZ [m]	Skip if Data Memory is not zero	1 ^{Note}	None		
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None		
SIZ [m]	Skip if increment Data Memory is zero	1 ^{Note}	None		
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None		
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None		
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None		
CALL addr	Subroutine call	2	None		
RET	Return from subroutine	2	None		
RET A,x	Return from subroutine and load immediate data to ACC	2	None		
RETI	Return from interrupt	2	None		
Table Read Op	peration				
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None		
Miscellaneous	Miscellaneous				
NOP	No operation	1	None		
CLR [m]	Clear Data Memory	1 ^{Note}	None		
SET [m]	Set Data Memory	1 ^{Note}	None		
CLR WDT	Clear Watchdog Timer	1	TO, PDF		
SWAP [m]	Swap nibbles of Data Memory	1 ^{Note}	None		
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None		
HALT	Enter power down mode	1	TO, PDF		

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

Rev. 1.50 268 November 21, 2024

^{2.} Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



Extended Instruction Set

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

Mnemonic	Description	Cycles	Flag Affected	
Arithmetic				
LADD A,[m]	Add Data Memory to ACC	2	Z, C, AC, OV, SC	
LADDM A,[m]	Add ACC to Data Memory	2 ^{Note}	Z, C, AC, OV, SC	
LADC A,[m]	Add Data Memory to ACC with Carry	2	Z, C, AC, OV, SC	
LADCM A,[m]	Add ACC to Data memory with Carry	2 ^{Note}	Z, C, AC, OV, SC	
LSUB A,[m]	Subtract Data Memory from ACC	2	Z, C, AC, OV, SC, CZ	
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ	
LSBC A,[m]	Subtract Data Memory from ACC with Carry	2	Z, C, AC, OV, SC, CZ	
LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ	
LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 ^{Note}	С	
Logic Operation	on			
LAND A,[m]	Logical AND Data Memory to ACC	2	Z	
LOR A,[m]	Logical OR Data Memory to ACC	2	Z	
LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z	
LANDM A,[m]	Logical AND ACC to Data Memory	2 ^{Note}	Z	
LORM A,[m]	Logical OR ACC to Data Memory	2 ^{Note}	Z	
LXORM A,[m]	Logical XOR ACC to Data Memory	2 ^{Note}	Z	
LCPL [m]	Complement Data Memory	2 ^{Note}	Z	
LCPLA [m]	Complement Data Memory with result in ACC	2	Z	
Increment & D	ecrement			
LINCA [m]	Increment Data Memory with result in ACC	2	Z	
LINC [m]	Increment Data Memory	2 ^{Note}	Z	
LDECA [m]	Decrement Data Memory with result in ACC	2	Z	
LDEC [m]	Decrement Data Memory	2 ^{Note}	Z	
Rotate				
LRRA [m]	Rotate Data Memory right with result in ACC	2	None	
LRR [m]	Rotate Data Memory right	2 ^{Note}	None	
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	С	
LRRC [m]	Rotate Data Memory right through Carry	2 ^{Note}	С	
LRLA [m]	Rotate Data Memory left with result in ACC	2	None	
LRL [m]	Rotate Data Memory left	2 ^{Note}	None	
LRLCA [m]	Rotate Data Memory left through Carry with result in ACC	2	С	
LRLC [m]	Rotate Data Memory left through Carry	2 ^{Note}	С	
Data Move				
LMOV A,[m]	Move Data Memory to ACC	2	None	
LMOV [m],A	Move ACC to Data Memory	2 ^{Note}	None	
Bit Operation				
LCLR [m].i	Clear bit of Data Memory	2 ^{Note}	None	
LSET [m].i	Set bit of Data Memory	2 ^{Note}	None	



Mnemonic	Description	Cycles	Flag Affected		
Branch					
LSZ [m]	Skip if Data Memory is zero	2 ^{Note}	None		
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 ^{Note}	None		
LSNZ [m]	Skip if Data Memory is not zero	2 ^{Note}	None		
LSZ [m].i	Skip if bit i of Data Memory is zero	2 ^{Note}	None		
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 ^{Note}	None		
LSIZ [m]	Skip if increment Data Memory is zero	2 ^{Note}	None		
LSDZ [m]	Skip if decrement Data Memory is zero	2 ^{Note}	None		
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 ^{Note}	None		
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 ^{Note}	None		
Table Read	Table Read				
LTABRD [m]	Read table (specific page) to TBLH and Data Memory	3 ^{Note}	None		
Miscellaneous					
LCLR [m]	Clear Data Memory	2 ^{Note}	None		
LSET [m]	Set Data Memory	2 ^{Note}	None		
LSWAP [m]	Swap nibbles of Data Memory	2 ^{Note}	None		
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None		

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.

2. Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.

Rev. 1.50 270 November 21, 2024



Instruction Definition

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

 $\begin{aligned} & \text{Operation} & & \text{ACC} \leftarrow \text{ACC} + [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$

ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C, SC

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "AND" [m]$

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC$ "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s) Z





CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack \leftarrow Program Counter + 1

Program Counter ← addr

Affected flag(s) None

CLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i \leftarrow 0 Affected flag(s) None

CLR WDT Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$ $PDF \leftarrow 0$

Affected flag(s) TO, PDF

CPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow [m]$

Affected flag(s) Z

CPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m]$

Affected flag(s) Z

DAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H$ or

 $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$

Affected flag(s) C



DEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s) Z

DECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

HALT Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation $TO \leftarrow 0$

PDF $\leftarrow 1$

Affected flag(s) TO, PDF

INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

INCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation $ACC \leftarrow [m]$ Affected flag(s) None

MOV A,x Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation $ACC \leftarrow x$ Affected flag(s) None

MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation $[m] \leftarrow ACC$ Affected flag(s) None



NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" [m]$

Affected flag(s) Z

OR A,x Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" x$

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "OR" [m]$

Affected flag(s) Z

RET Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

RET A,x Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$

Affected flag(s) None

RETI Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow [m].7$

Affected flag(s) None

Rev. 1.50 274 November 21, 2024



RLA [m] Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i=0 \sim 6)

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None

RLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s) C

RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i=0 \sim 6)

 $ACC.0 \leftarrow C$

 $C \leftarrow [m].7$

Affected flag(s) C

RR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation [m].i \leftarrow [m].(i+1); (i=0 \sim 6)

 $[m].7 \leftarrow [m].0$

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation [m].i \leftarrow [m].(i+1); (i=0 \sim 6)

 $[m].7 \leftarrow C$ $C \leftarrow [m].0$

 $C \leftarrow [m].$

Affected flag(s) C





RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow C$ $C \leftarrow [m].0$

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

SBC A, x Subtract immediate data from ACC with Carry

Description The immediate data and the complement of the carry flag are subtracted from the

Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag

will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m] - C$ Affected flag(s) OV, Z, AC, C, SC, CZ

SDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m]=0

Affected flag(s) None

SDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC=0

Affected flag(s) None



SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation $[m] \leftarrow FFH$ Affected flag(s) None

SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & \quad [m].i \leftarrow 1 \\ \text{Affected flag(s)} & \quad \text{None} \end{array}$

SIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m]=0

Affected flag(s) None

SIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC=0

Affected flag(s) None

SNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m]. $i \neq 0$

Affected flag(s) None

SNZ [m] Skip if Data Memory is not 0

Description The contents of the specified Data Memory are read out and then written back to the specified

Data Memory again. If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following

instruction.

Operation Skip if $[m] \neq 0$

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ





SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{array}{ll} \text{Operation} & [m] \leftarrow \text{ACC} - [m] \\ \text{Affected flag(s)} & \text{OV, Z, AC, C, SC, CZ} \\ \end{array}$

SUB A,x Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C, SC, CZ

SWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4

Affected flag(s) None

SWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s) None

SZ [m] Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written back to the specified

Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds

with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

SZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m]=0

Affected flag(s) None

SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

Rev. 1.50 278 November 21, 2024



TABRD [m] Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBLP and

TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" x$

Affected flag(s) Z

Rev. 1.50 279 November 21, 2024



Extended Instruction Definition

The extended instructions are used to directly access the data stored in any data memory sections.

LADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

LADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

 $\begin{aligned} & \text{Operation} & & & [m] \leftarrow ACC + [m] + C \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$

LADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

LADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

LAND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "AND" [m]$

Affected flag(s) Z

LANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s) Z

LCLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

LCLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i \leftarrow 0 Affected flag(s) None



LCPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow [m]$

Affected flag(s) Z

LCPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m]$

Affected flag(s) Z

LDAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H$ or

 $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$

Affected flag(s)

LDEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s) Z

LDECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

LINC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

LINCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$

Affected flag(s) Z



LMOV A,[m] Move Data Memory to ACC

The contents of the specified Data Memory are copied to the Accumulator. Description

Operation $ACC \leftarrow [m]$ Affected flag(s) None

LMOV [m],A Move ACC to Data Memory

The contents of the Accumulator are copied to the specified Data Memory. Description

Operation $[m] \leftarrow ACC$ Affected flag(s) None

LOR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

 $ACC \leftarrow ACC "OR" [m]$ Operation

Affected flag(s) Z

LORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

 $[m] \leftarrow ACC "OR" [m]$ Operation

Affected flag(s) Z

LRL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow [m].7$

Affected flag(s) None

LRLA [m] Rotate Data Memory left with result in ACC

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. Description

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None

LRLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s)

LRLCA [m] Rotate Data Memory left through Carry with result in ACC

Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Description

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$

 $ACC.0 \leftarrow C$

 $C \leftarrow [m].7$

Affected flag(s) C



LRR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation [m].i \leftarrow [m].(i+1); (i=0 \sim 6)

 $[m].7 \leftarrow [m].0$

Affected flag(s) None

LRRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

LRRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation [m].i \leftarrow [m].(i+1); (i=0 \sim 6)

 $[m].7 \leftarrow C$

 $C \leftarrow [m].0$

Affected flag(s) C

LRRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow C$

 $C \leftarrow [m].0$

Affected flag(s) C

LSBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

LSBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ



LSDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m]=0

Affected flag(s) None

LSDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0, the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC=0

Affected flag(s) None

LSET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation $[m] \leftarrow FFH$ Affected flag(s) None

LSET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & \quad [m].i \leftarrow 1 \\ \text{Affected flag(s)} & \quad \text{None} \end{array}$

LSIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m]=0

Affected flag(s) None

LSIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC=0

Affected flag(s) None

LSNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if $[m].i \neq 0$

Affected flag(s) None

Rev. 1.50 284 November 21, 2024



LSNZ [m] Skip if Data Memory is not 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following

instruction.

Operation Skip if $[m] \neq 0$

Affected flag(s) None

LSUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ

LSUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{array}{ll} \text{Operation} & & [m] \leftarrow \text{ACC} - [m] \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC, CZ} \\ \end{array}$

LSWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4

Affected flag(s) None

LSWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s) None

LSZ [m] Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the

following instruction.

Operation Skip if [m]=0

Affected flag(s) None

LSZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m]=0

Affected flag(s) None





LSZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle

instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

LTABRD [m] Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBHP and

TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

LXOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

LXORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

Rev. 1.50 286 November 21, 2024



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information



SAW Type 32-pin QFN (4mm×4mm×0.75mm) Outline Dimensions




O. mah al	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	0.028	0.030	0.031	
A1	0.000	0.001	0.002	
A3		0.008 REF		
b	0.006	0.008	0.010	
D		0.157 BSC		
E		0.157 BSC		
е		0.016 BSC		
D2	0.100	_	0.108	
E2	0.100	_	0.108	
L	0.010	_	0.018	
K	0.008	_	_	

Symbol	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	0.70	0.75	0.80	
A1	0.00	0.02	0.05	
A3	0.203 REF			
b	0.15	0.20	0.25	
D	4.00 BSC			
E	4.00 BSC			
е	0.40 BSC			
D2	2.55	_	2.75	
E2	2.55	_	2.75	
L	0.25	_	0.45	
K	0.20	_	_	

Rev. 1.50 288 November 21, 2024



64-pin LQFP (7mm×7mm) Outline Dimensions




C. mah a l	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	0.354 BSC			
В		0.276 BSC		
С	0.354 BSC			
D	0.276 BSC			
E	0.016 BSC			
F	0.005	0.007	0.009	
G	0.053	0.055	0.057	
Н	_	_	0.063	
I	0.002	_	0.006	
J	0.018	0.024	0.030	
K	0.004	_	0.008	
α	0°	_	7°	

Complete	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	9.00 BSC			
В		7.00 BSC		
С	9.00 BSC			
D	7.00 BSC			
Е	0.40 BSC			
F	0.13	0.18	0.23	
G	1.35	1.40	1.45	
Н	_	_	1.60	
I	0.05	_	0.15	
J	0.45	0.60	0.75	
K	0.09	_	0.20	
α	0°	_	7°	



80-pin LQFP (10mm×10mm) Outline Dimensions



Comphel .	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A		0.472 BSC		
В		0.394 BSC		
С		0.472 BSC		
D		0.394 BSC		
E		0.016 BSC		
F	0.005	0.007	0.009	
G	0.053	0.055	0.057	
Н	_	_	0.063	
I	0.002	_	0.006	
J	0.018	0.024	0.030	
К	0.004	_	0.008	
α	0°	_	7°	

Sumb al	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	12.00 BSC			
В		10.00 BSC		
С	12.00 BSC			
D	10.00 BSC			
E	0.40 BSC			
F	0.13	0.18	0.23	
G	1.35	1.40	1.45	
Н	_	_	1.60	
I	0.05	_	0.15	
J	0.45	0.60	0.75	
K	0.09	_	0.20	
α	0°	_	7°	

Rev. 1.50 290 November 21, 2024



Copyright® 2024 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the infor mation is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any thirdparty's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.