



General Description


These P-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.


BV _{DSS}	R _{DS(ON)}	I _D
-30 V	16 mΩ	-10 A

Features

- -30V, -10A, R_{DS(ON)}=16m Ω @V_{GS}= -10V
- · Fast switching
- · Suit for -4.5V Gate Drive Applications
- · Green Device Available

TSSOP-8 Pin Configuration





Applications

- · MB / VGA / Vcore
- · POL Applications
- · Load Switch
- · LED Application

Absolute Maximum Ratings T _C =25°C unless otherwise noted						
Symbol	Symbol Parameter Rating					
V_{DS}	Drain-Source Voltage	-30	V			
V_{GS}	Gate-Source Voltage	±20	V			
I-	Drain Current - Continuous (T _C =25°C)	-10	Α			
I _D	Drain Current - Continuous (T _C =100°C)	-6.3	Α			
I _{DM}	Drain Current - Pulsed	-40	Α			
P_{D}	Power Dissipation	1.25	W			
T_J	Operating Junction Temperature Range	-50 to 150	°C			
T _{STG}	Storage Temperature Range	-50 to 150	°C			
Marking Code		PC016 / DEW3187	_			

Thermal Characteristics					
Symbol	Parameter	Тур.	Max.	Unit	
$R_{\theta JA}$	Thermal Resistance Junction to Ambient		100	°C/W	





Electrical Characteristics (T_J=25°C, unless otherwise noted)

Off Characteristics

	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
	BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS} = 0V , I_D = -250uA	-30			V
1	Drain-Source Leakage Current	V_{DS} = -30V , V_{GS} = 0V , T_{J} =25 $^{\circ}$ C			-1	uA	
	IDSS	Diain-Source Leakage Current	V_{DS} = -24V , V_{GS} = 0V , T_J =125 $^{\circ}$ C			-10	uA
I	I_{GSS}	Gate-Source Leakage Current	V_{GS} = ±20V , V_{DS} = 0V			±100	nA

On Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
R _{DS(ON)}	Static Drain-Source On-Resistance	V_{GS} = -10V , I_D = -8A		12	16	mΩ
		V_{GS} = -4.5V , I_{D} = -6A		18	26	11122
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=-250uA$	-1.2	-1.6	-2.5	V
gfs	Forward Transconductance	V_{DS} = -10V , I_{D} = -8A		-10.5		S

Dynamic and switching Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Q_g	Total Gate Charge	V - 15V V - 45V		14.6	21	
Q_{gs}	Gate-Source Charge	V _{DS} = -15V , V _{GS} = -4.5V , I _D = -8A		4.1	6	nC
Q_{gd}	Gate-Drain Charge	ID- O/C		6.3	9	
$T_{d(on)}$	Turn-On Delay Time			9	17	
T _r	Rise Time	V_{DS} = -15V , V_{GS} = -10V , R_G = 6 Ω , I_D = -1A		21.8	41	nS
$T_{d(off)}$	Turn-Off Delay Time			59.8	114	110
T_f	Fall Time			14.4	27	
C _{iss}	Input Capacitance			1730	2510	
C _{oss}	Output Capacitance	V_{DS} = -15V , V_{GS} = 0V , F= 1MHz		180	260	pF
C_{rss}	Reverse Transfer Capacitance			125	180	

Drain-Source Diode Characteristics and Ratings

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V_{SD}	Diode Forward Voltage	V _{GS} = 0V , I _S = -1A			-1	V





Characteristics Curves




Fig.1 Continuous Drain Current vs. Tc




Fig.3 Normalized V_{th} vs. T_J




Fig.5 Normalized Transient Impedance




Fig.2 Normalized RDSON vs. T_J




Fig.4 Gate Charge Waveform





Fig.6 Maximum Safe Operation Area





Characteristics Curves









Fig.8 Gate Charge Waveform

Package Outline Dimensions



TSSOP-8
Dimensions in inches and (millimeters)





LEGAL DISCLAIMER

- The product is provided "AS IS" without any guarantees or warranty. In association with the product, Eris Technology Corporation, its affiliates, and their directors, officers, employees, agents, successors and assigns (collectively, the "Eris") makes no warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, of title, or of non-infringement of third party rights.
- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Eris. Eris assumes no responsibility for any errors that may appear in this document.
- Eris does not assume any liability arising out of the application or use of this document or any product described herein, any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Eris and all the companies whose products are represented on Eris website, harmless against all damages.
- No license, express or implied, by estoppels or otherwise, to any intellectual property is granted by this document or by any conduct of Eris. Product name and markings notes herein may be trademarks of their respective owners.
- Eris does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- Should Customers purchase or use Eris products for any unintended or unauthorized application, Customers shall indemnify and hold Eris and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.
- The official text is written in English and the English version of this document is the only version endorsed by Eris. Any discrepancies or differences created in the translations are not binding and have no legal effect on Eris for compliance or enforcement purposes.